

# ***Printed-Circuit-Board Layout for Improved Electromagnetic Compatibility***

SDYA011  
October 1996



## **IMPORTANT NOTICE**

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

**TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.**

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

## Contents

	<i>Title</i>	<i>Page</i>
<b>Abstract</b> .....		<b>1</b>
<b>Introduction</b> .....		<b>1</b>
<b>Behavior of Digital Circuits</b> .....		<b>2</b>
<b>Suppression of Interference on Supply Lines</b> .....		<b>3</b>
<b>Suppression of Interference on Signal Lines</b> .....		<b>6</b>
<b>Oscillator</b> .....		<b>8</b>
<b>Summary</b> .....		<b>10</b>

## List of Illustrations

<i>Figure</i>	<i>Title</i>	<i>Page</i>
1	Current Paths in an Electronic System .....	1
2	CMOS Inverter Circuit .....	2
3	Supply Current of CMOS Circuits as a Function of the Input Voltage .....	2
4	Circuit With Parasitic Components .....	3
5	Currents in the Supply Lines .....	4
6	Currents in the Supply Lines Using an Inductor .....	5
7	Placement of the IC, $C_B$ , and $L_{CH}$ .....	6
8	Arrangement of Signal Lines and Their Return Lines .....	6
9	Currents in Signal and Supply Lines .....	7
10	Layout of Signal and Ground Lines .....	7
11	Crystal Oscillator Circuit .....	8
12	Proposal for the Layout of the Metallization for an Oscillator .....	9




## Abstract

The significance of electromagnetic compatibility (EMC) of electronic circuits and systems has recently been increasing. This increase has led to more stringent requirements for the electromagnetic properties of equipment. Two property aspects are of interest: the ability of a circuit to generate the lowest (or zero) interference, and the immunity of a circuit to the effects of the electromagnetic energy it is subjected to. The effects on electronic circuits and systems is well documented, but little attention has been paid to circuit behavior and the interference it generates. This application report explains important criteria that determine the EMC of a circuit and, thus, provides the development engineer with information for the design of circuits and layout of circuit boards.

## Introduction

The EMC of an electronic circuit is mainly determined by how components are laid out with respect to each other and by how electrical connections are made between components. Every current flowing in a line generates a current of the same magnitude flowing in a corresponding return line. This line loop creates an antenna that can radiate electromagnetic energy whose magnitude is determined by the current amplitude, the repetition frequency of the signal, and the geometrical area of the current loops. Figure 1 shows the current paths of a typical circuit layout.



**Figure 1. Current Paths in an Electronic System**

Classes of lines that contribute, in varying degrees, to the undesirable radiation that is generated are:

- The supply lines in Figure 1 form loops A–C–D–B and A–E–F–B. The energy the system needs to operate is conducted by these lines. Since the power consumption of the circuit is not constant but depends on its instantaneous state, then all the frequency components generated in the individual parts of the system are represented on these supply lines. Because of the relatively high impedance of the supply lines (usually about  $100\ \Omega$ ), fast current changes cannot be suppressed while en route, therefore, this function must be fulfilled by the blocking capacitor ( $C_B$ ).
- Additional loops are formed by the signal and control lines (L–M–F–D and N–Q–P–F). The area these lines enclose is usually small, if those lines outside the system are not considered. These lines often transmit signals at high frequencies, so signal and control lines must be considered.
- The oscillator circuit and its external frequency-determining components form loop G–H–J–K. Since the highest frequencies are usually found at this point, particular care must be taken with the design of the circuit to avoid unnecessary interference voltages and, with the routing of connecting lines, to minimize the effective areas of the antennas.

## Behavior of Digital Circuits

Knowing the relationships of several important properties of logic circuits leads to specific and effective ways of improving EMC. These properties are demonstrated with CMOS integrated circuits (ICs). An example will help explain several improving effects that arise in a similar way with other device technologies.

Figure 2 shows the circuit of a simple inverter constructed with N-channel and P-channel transistors. If a voltage,  $V_I$ , is applied to the input, which is less than the threshold voltage ( $V_{IT-}$ ) of the N-channel transistor, this transistor will be nonconducting, whereas, the P-channel transistor will conduct. In the opposite way, the N-channel transistor will conduct and the P-channel transistor will be nonconducting if a voltage  $V_I > V_{CC} - V_{IT+}$  is applied at the input ( $V_{IT+}$  is the threshold voltage of the P-channel transistor). In both cases, no current, except negligible leakage currents, flows through the circuit. This is also the reason for the extremely low current consumption of CMOS circuits in a quiescent state.




Figure 2. CMOS Inverter Circuit

However, if a voltage between the two limits ( $V_{IT}$  and  $V_{CC} - V_{IT}$ ) is applied to the input of this inverter, both transistors will be more or less conducting. The result with this configuration is a considerable increase in the supply current (see Figure 3). In such a case, HCMOS circuits take a current of up to about 1 mA, whereas, with advanced CMOS (AC), the supply current can increase to over 5 mA.




Figure 3. Supply Current of CMOS Circuits as a Function of the Input Voltage

Because the input voltage at such a circuit cannot traverse the critical voltage region when changing from a low to a high (or vice versa) in an infinitely short time, there is flow during this time of pulse-shaped current peaks (often known as current spikes), of such magnitude that cannot be neglected. In an input stage, current amplitudes of 1 mA to 5 mA must be expected (see Figure 3). Considerably more critical is this phenomenon at the outputs of an IC. Since the output stages must drive the load that is connected to the output, these transistors must be made considerably bigger. As a result, the amplitudes of the current peaks also increase correspondingly to values of from 20 mA for HCMOS devices to 60 mA for AC devices, with a pulse width of 5 ns to 10 ns.

### Suppression of Interference on Supply Lines

The current peaks mentioned previously are one of the most significant causes of electromagnetic interference. Every time an output is switched, a corresponding pulse of current flows along the supply lines. The latter connections lead by a more or less direct route from the module to the central power supply. The problem will be aggravated when the outputs of an IC are switched at a high repetition rate, such as along the lines connecting a processor with its corresponding memory.

In practice, decoupling the supply voltage close to the IC with a ceramic capacitor ( $C_B = 100 \text{ nF}$ ) is recommended. In digital systems this technique is effective in ensuring that, with the expected load changes, no inadmissible supply voltage changes can occur. However, this will result in only a very limited reduction of the electromagnetic interference.

To achieve a significant improvement, it is first necessary to analyze the complete circuit and its parasitic components. Figure 4 shows the circuit under examination. Two transistors (Q1 and Q2) are the output stage of an IC whose behavior is to be analyzed. Connection to the surrounding circuitry is made with the  $L_p/R_p/C_p$  network, which represents the parasitic components of the package. The following individual values are assumed:

- Inductance of the package leads  $L_p = 5 \text{ nH}$  to  $30 \text{ nH}$
- Capacitance of the package leads  $C_p = 1.5 \text{ pF}$  to  $3 \text{ pF}$
- Ohmic resistance of the package leads  $R_p = 0.1 \Omega$




Figure 4. Circuit With Parasitic Components

From the supply terminals  $V_{CC}$  and  $GND$  of the IC, a connection is made to  $C_B$  as identified in Figure 1 across the dc source. The following values for the components of the impedance per unit of length of the line from the  $V_{CC}$  source on the circuit boards to the  $V_{CC}$  terminal of the IC are assumed:

- Inductance per unit length  $L' = 5 \text{ nH/cm}$
- Capacitance per unit length  $C' = 0.8 \text{ pF/cm}$
- Resistance per unit length  $R' = 0.01 \Omega/\text{cm}$

The supply line subsequently reaches the first blocking capacitor,  $C_B$  (see Figure 4, right-hand  $L_b$ ,  $R_b$ ,  $C_b$  totem), whose equivalent circuit is made up as follows:


- Capacitance  $C_b = 100 \text{ nF}$  (typical value)
- Inductance of the leads  $L_b = 2 \text{ nH}$  (SMD package)
- Resistive losses  $R_b = 0.2 \Omega$

From here, a long line (length = 5 cm) is taken to the next blocking capacitor,  $C_B$  (see Figure 4, center  $L_b$ ,  $R_b$ ,  $C_b$  totem); this line and the capacitor can also be represented by the same equivalent circuit as mentioned above. For simplicity, it will be assumed that the subsequent circuit can be represented by the well-known vehicle power-supply equivalent circuit components:

- Inductance  $L_n = 5 \mu\text{H}$
- Capacitance  $C_n = 0.1 \mu\text{F}$
- Resistance  $R_n = 50 \Omega$

The behavior of this circuit was simulated using a SPICE program; it was assumed that no load was connected to the output of the IC, i.e., the circuit was left open. Figure 5 shows the calculated current waveforms. The following definitions apply:

- $I_{CC}$ : Current in the  $V_{CC}$  connection to the IC
- $I_{C1}$ : Current in the first blocking capacitor
- $I_{C2}$ : Current in the second blocking capacitor




**Figure 5. Currents in the Supply Lines**

The waveform of the current  $I_{CC}$  demonstrates the current peaks already mentioned that have an amplitude of about 15 mA. From the previous discussion it can be determined that the blocking capacitor is now scarcely able to smooth out this pulse of current. In fact, the resonant circuit formed by the line inductance (principally that of the package of the IC) and the  $C_B$  will be excited, and an increase of current will take place (current  $I_{C1}$ ). A major part of the current ( $I_{C2}$ ) is transplanted via the supply line, and flows with a scarcely diminished amplitude also into the next  $C_B$ .

From the point of view of the EMC of the circuit shown,  $C_B$ , in this form, is unable to significantly reduce the radiated interference. The long supply lines – which, in practice, are always present – with the relatively large areas that these lines surround, form an effective antenna. At the frequencies present, an unacceptable level of interference is radiated.


To improve the behavior of the circuit, measures must first be taken to ensure that the spread in the system of the currents shown in Figure 5 is limited. This cannot be achieved with  $C_B$  alone; improvement of its properties, relative to the requirements detailed here, cannot be achieved. Because the inductance causing the interference has already been formed, to a large extent by the packages of the ICs and by the connection to the capacitor, no significant improvement can be achieved by simply connecting in parallel several capacitors having different capacitance values. Of greater concern is preventing the current causing the disturbance from reaching other parts of the circuit. This can be achieved by introducing an inductive coil behind the first  $C_B$ , which represents a sufficiently high resistance at high frequencies. In the simulated circuit, an inductor having an inductance  $L_{CH} = 1 \mu\text{H}$  was assumed, the impedance of which could be limited at high frequencies by a resistor of  $50 \Omega$  connected in parallel.

The results of the simulation are shown in Figure 6. As might be expected, the currents in the leads to the IC  $I_{CC}$  and in the first  $C_B$  ( $I_{C1}$ ) have not become any smaller. However, Figure 6 shows that there is a reduction of the current amplitude ( $I_{CH}$ ) by more than 20 dB after the inductor. This method can contribute to a significant reduction of the radiation.



**Figure 6. Currents in the Supply Lines Using an Inductor**


Next is the question of how the individual components should be arranged on the circuit board to achieve the maximum reduction of the radiation. Figure 7 shows a circuit proposal for this purpose. A grounded area under the IC is connected to the GND pin of the circuit. This ground ensures that the major part of the field lines emanating from the IC are concentrated between the IC and ground level. As a result of the skin effect on the large surface area, the line inductance to  $C_B$  is reduced still further. It is immaterial whether the capacitor is situated near the positive ( $V_{CC}$ ) or the negative (GND) supply connection. It is only important that the parasitic inductances and the effective areas of the antennas are kept as small as possible. The inductor ( $L_{CH}$ ) should be as close as possible to the part of the circuit where the interference is to be suppressed.



**Figure 7. Placement of the IC,  $C_B$ , and  $L_{CH}$**


### Suppression of Interference on Signal Lines

Figure 8 shows where the signal currents should flow to reduce the interference radiated from the signal lines. In this circuit, a gate drives a line that is terminated with an impedance  $Z$ . The impedance can be made up of the IC input capacitance ( $C_{IN} = 5 \text{ pF}$ ) and its input resistance ( $R_{IN}$ ) of several kilohms to a few megohms. At the transmission of a negative signal edge, the current flows from the output of the driver to the drain, and from the drain, via the ground line, back to the signal source. Simply expressed, the capacitance of the connecting line and the input capacitance of the receiver are discharged via the output resistance of the driver. When a positive signal edge is transmitted, the opposite occurs: this capacitance must be charged by the supply voltage source via the output resistance of the driver. In this case, these signal currents also appear on the supply lines. This demonstrates that the precautions taken to reduce interference from the supply lines are effective.



**Figure 8. Arrangement of Signal Lines and Their Return Lines**


Figure 9 shows the results of the simulation of the arrangement just discussed. In this example, the output of the IC drives a 5-cm-long line having a characteristic impedance ( $Z_0 = 100 \Omega$ ) that is terminated at its end with  $100 \text{ k}\Omega$  and  $5 \text{ pF}$  in parallel. As a result of the largely capacitive loading, the amplitude of the current peak  $I_{CC}$  is significantly reduced on the negative edge at the output  $V_{OUT}$ . The capacitance at the output keeps the voltage at this point at the original potential (high) for a short time and prevents a current flow through the upper transistor of the output stage (voltage difference = 0 V). At the positive edge, the signal current  $I_{OUT}$  is added to the lateral current in the output  $I_{CC}$ .



**Figure 9. Currents in Signal and Supply Lines**

Currents may be reduced by connecting a resistance ( $R_S$ ) in series with the output. Line-transmission theory shows that this resistance has no negative influence on the speed of the circuit, provided the output resistance of the driver (consisting of its internal resistance + series-resistance  $R_S$ ) is smaller than, or equal to, the characteristic impedance of the line ( $Z_O = 70 \Omega$  to  $120 \Omega$ ) to which it is connected. In practice, resistance values are about  $50 \Omega$ , so the current amplitude can be reduced by about 3 dB. This solution needs more components and should be used only when the distortion resulting from line reflections must be reduced at the same time.

Care should be taken to make the antennas as ineffective as possible, i.e., make the areas enclosed by the outward and return lines as small as possible. An effective method is to run the return line parallel to the signal line (see Figure 10). (This is automatically ensured with multilayer circuit boards that have a continuous ground level under the signal lines.) If signals with high frequencies (such as clock signals) are transmitted or lines are very long, this method will often be used. In this case, lines having defined line impedances (be cautious of reflections) as a result will also be provided. With an appropriate layout of the additional ground lines, crosstalk between critical lines can be reduced.



**Figure 10. Layout of Signal and Ground Lines**

The most cost-effective and technically-effective method consists simply of keeping the critical lines as short as possible, while observing the following priorities:

1. Clock lines
2. Low-order address lines between processor and memory
3. Data lines between processor and memory

All ICs between which information at high frequencies is exchanged should be mounted as close to one another as possible to keep the line lengths short. This applies particularly to lines between a microprocessor and its memory.

The next step is to keep the areas of the antennas as small as possible, i.e., to provide the transmitted signals with a return path which, in turn, is as close as possible to the corresponding signal line. To reduce the effect of tangled lines on circuit boards for fast digital circuits, a ground connection of the circuit board in the form of a network is effective, but the mesh area should be only a few square centimeters. In this way, the inductance of the connections to ground and their lengths can be optimized. This technique results in short return lines and in small-area antennas. With a logical reduction of the mesh area, a final arrangement conforms electrically to that of a continuous ground layer in a multilayer circuit board. Ground lines with a spacing of 2 cm to 4 cm horizontally and vertically make up the required network structure. Subsequently, all free areas can be filled out with copper, which then must be connected by the shortest possible path to ground potential. With large areas, it is advisable to make the contacts at several of the ends. With the positive supply line connected firmly to the supply-voltage connections via the blocking capacitors to the ground system, a network structure connection is not needed.

## Oscillator

The highest frequencies in digital systems are usually found in the clock generator. From this point, the oscillator signal is transmitted to the other subsystems, mostly in the form of a divided frequency. It is customary for the oscillator amplifier to be integrated into the microcomputer or processors so that only passive components, such as the crystal and necessary capacitors, need to be connected externally (see Figure 11).





Figure 11. Crystal Oscillator Circuit

The crystal-oscillator circuit needs to be analyzed with respect to the flow of significant currents to determine where interference suppression is necessary. A parallel resonant circuit is formed by the delta section, consisting of the crystal (X) and the two capacitors (C). The crystal behaves like an inductance, with the resonant frequency being somewhat above the actual resonant frequency of the crystal. The impedance of the delta section, measured at the input or output, typically amounts to several tens of kilohms because of the high Q of the crystal. When components are correctly dimensioned, a very small current ( $I_O$ ) flows between the amplifier and the external components because of the high resistance of the circuit. However, there is an opposite effect as a result of the MOS circuits not having output impedances that are ideally matched to the crystal; they should also be several kilohms. In addition, these circuits usually supply a square-wave signal containing harmonics, to which the delta section no longer represents a high resistance. The result is correspondingly high output currents in the amplifier. An improvement usually can be achieved by a resistor ( $R_S$ ) in series with the amplifier output (see Figure 11). Ideally, the voltage waveform at the input of the resonant circuit will then be a sine wave. The output is correctly terminated by the high input impedance of the MOS circuit, such that, in this case, only a very small current ( $I_I$ ) flows.

Capacitor C (see Figure 11) has an impedance of only a few hundred ohms at the resonant frequency. Consequently, a current ( $I_S$ ) flows in the resonant circuit that is much higher than the current on the line leading to this part of the circuit. This loop must be regarded as considerably more critical; therefore, construction must be compact, with extremely short lines.

Figure 12 suggests how this can be done. The two capacitors (C) of the resonant circuit are placed directly beside the crystal (X). Note that these components should be as close as possible to the corresponding pins of the IC.



**Figure 12. Proposal for the Layout of the Metallization for an Oscillator**

The crystal and the capacitors' part of the circuit board, and the radiated interference that results from them, are largely under the control of the development engineer. Nevertheless, it is also necessary that the ground connection needed for the amplifier be made as near as possible to the IC, i.e., beside the amplifier connections, if possible. This ensures that when there are also longer connections in the IC package, unavoidable current loops will enclose only a small area.

## Summary

This application report covers several important factors to be considered when designing circuit boards to ensure the EMC of subsystems. The proposals are based on well-understood basic principles and have been successfully implemented to make electronic circuits immune to self-generated interference (e.g., crosstalk) or interference coupled into them from outside sources. Since radiation is simply the opposite of irradiation, the logical further development and application of these rules results in circuits that fulfill the requirements of electromagnetic compatibility.

The implementation of EMC-compatible circuit boards begins when a circuit is first being developed and components are being selected. If wrong decisions are made at this early stage, they often must be corrected later with a considerable expenditure in time and effort, for example, with costly screening. An understanding of circuit operation is absolutely necessary when laying out circuit boards to ensure that appropriate EMC measures are taken. The reduction of the effective areas of the antennas requires, for example, that not only the signal line is taken by the shortest route, but the corresponding return line as well. Perhaps a longer line, but one that is taken parallel to an existing ground or supply line, will be the better solution. Computer-aided layout programs have, until now, been unable to provide useable results with respect to an improvement in EMC. The processes used for these programs do not take electrical requirements into account. This means that the experience of the development engineer is needed to decide how and where every critical connection should be made. The computer can then serve as an *intelligent draftsman*.

## 射频和天线设计培训课程推荐

易迪拓培训([www.edatop.com](http://www.edatop.com))由数名来自于研发第一线的资深工程师发起成立，致力并专注于微波、射频、天线设计研发人才的培养；我们于 2006 年整合合并微波 EDA 网([www.mweda.com](http://www.mweda.com))，现已发展成为国内最大的微波射频和天线设计人才培养基地，成功推出多套微波射频以及天线设计经典培训课程和 ADS、HFSS 等专业软件使用培训课程，广受客户好评；并先后与人民邮电出版社、电子工业出版社合作出版了多本专业图书，帮助数万名工程师提升了专业技术能力。客户遍布中兴通讯、研通高频、埃威航电、国人通信等多家国内知名公司，以及台湾工业技术研究院、永业科技、全一电子等多家台湾地区企业。

易迪拓培训推荐课程列表：<http://www.edatop.com/peixun/tuijian/>



### 射频工程师养成培训课程套装

该套装精选了射频专业基础培训课程、射频仿真设计培训课程和射频电路测量培训课程三个类别共 30 门视频培训课程和 3 本图书教材；旨在引领学员全面学习一个射频工程师需要熟悉、理解和掌握的专业知识和研发设计能力。通过套装的学习，能够让学员完全达到和胜任一个合格的射频工程师的要求…

课程网址：<http://www.edatop.com/peixun/rfe/110.html>

### 手机天线设计培训视频课程

该套课程全面讲授了当前手机天线相关设计技术，内容涵盖了早期的外置螺旋手机天线设计，最常用的几种手机内置天线类型——如 monopole 天线、PIFA 天线、Loop 天线和 FICA 天线的设计，以及当前高端智能手机中较常用的金属边框和全金属外壳手机天线的设计，通过该套课程的学习，可以帮助您快速、全面、系统地学习、了解和掌握各种类型的手机天线设计，以及天线及其匹配电路的设计和调试…

课程网址：<http://www.edatop.com/peixun/antenna/133.html>



### WiFi 和蓝牙天线设计培训课程

该套课程是李明洋老师应邀给惠普 (HP) 公司工程师讲授的 3 天员工内训课程录像，课程内容是李明洋老师十多年工作经验积累和总结，主要讲解了 WiFi 天线设计、HFSS 天线设计软件的使用，匹配电路设计调试、矢量网络分析仪的使用操作、WiFi 射频电路和 PCB Layout 知识，以及 EMC 问题的分析解决思路等内容。对于正在从事射频设计和天线设计领域工作的您，绝对值得拥有和学习！…

课程网址：<http://www.edatop.com/peixun/antenna/134.html>



## CST 学习培训课程套装

该培训套装由易迪拓培训联合微波 EDA 网共同推出, 是最全面、系统、专业的 CST 微波工作室培训课程套装, 所有课程都由经验丰富的专家授课, 视频教学, 可以帮助您从零开始, 全面系统地学习 CST 微波工作的各项功能及其在微波射频、天线设计等领域的设计应用。且购买该套装, 还可超值赠送 3 个月免费学习答疑…

课程网址: <http://www.edatop.com/peixun/cst/24.html>



## HFSS 学习培训课程套装


该套课程套装包含了本站全部 HFSS 培训课程, 是迄今国内最全面、最专业的 HFSS 培训教程套装, 可以帮助您从零开始, 全面深入学习 HFSS 的各项功能和在多个方面的工程应用。购买套装, 更可超值赠送 3 个月免费学习答疑, 随时解答您学习过程中遇到的棘手问题, 让您的 HFSS 学习更加轻松顺畅…

课程网址: <http://www.edatop.com/peixun/hfss/11.html>

## ADS 学习培训课程套装

该套装是迄今国内最全面、最权威的 ADS 培训教程, 共包含 10 门 ADS 学习培训课程。课程是由具有多年 ADS 使用经验的微波射频与通信系统设计领域资深专家讲解, 并多结合设计实例, 由浅入深、详细而又全面地讲解了 ADS 在微波射频电路设计、通信系统设计和电磁仿真设计方面的内容。能让您在最短的时间内学会使用 ADS, 迅速提升个人技术能力, 把 ADS 真正应用到实际研发工作中去, 成为 ADS 设计专家…

课程网址: <http://www.edatop.com/peixun/ads/13.html>



## 我们的课程优势:

- ※ 成立于 2004 年, 10 多年丰富的行业经验,
- ※ 一直致力并专注于微波射频和天线设计工程师的培养, 更了解该行业对人才的要求
- ※ 经验丰富的一线资深工程师讲授, 结合实际工程案例, 直观、实用、易学

## 联系我们:

- ※ 易迪拓培训官网: <http://www.edatop.com>
- ※ 微波 EDA 网: <http://www.mweda.com>
- ※ 官方淘宝店: <http://shop36920890.taobao.com>