

AS1702, AS1703, AS1704, AS1705

1.6W Single-Channel Audio Power Amplifiers

Data Sheet

1 General Description

The AS1702, AS1703, AS1704, and AS1705 are single-channel differential audio power-amplifiers designed to drive 4 and 8Ω loads. The integrated gain circuitry of these amplifiers and their small size make them ideal for 2.7- to 5V-powered portable audio devices.

The differential input design improves noise rejection and provides common-mode rejection. A bridge-tied load (BTL) design minimizes external component count, while providing Hi-Fi audio power amplification.

The devices deliver 1.6W continuous average power per channel to a 4Ω load with less than 1% total harmonic distortion (plus noise), while operating from a single 2.7 to 5V supply.

In order to facilitate reduced component designs, the devices are available with different gain levels:

- AS1702 – Adjustable Gain (via external components)
- AS1703 – $A_v = 0\text{dB}$
- AS1704 – $A_v = 3\text{dB}$
- AS1705 – $A_v = 6\text{dB}$

Integrated shutdown circuitry disables the bias generator and amplifiers, and reduces quiescent current consumption to less than 100nA. The shutdown input can be set as active-high or active-low. All devices contain comprehensive click-and-pop suppression circuitry that reduces audible clicks and pops during power-up and shutdown.

The AS1702, AS1703, AS1704, and AS1705 are pin compatible with the LM4895 and the MAX9718A/B/C/D.

The devices are available in a 10-pin MSOP package.


2 Key Features

- 2.7 to 5.5V (V_{CC}) Single-Supply Operation
- THD+N: 1.6W into 4Ω at 1% (per Channel)
- Differential Input
- Adjustable Gain Option (AS1702)
- Internal Fixed Gain to Reduce External Component Count (AS1703, AS1704, AS1705)
- <100nA Low-Power Shutdown Mode
- Click and Pop Suppression
- Pin-Compatible to National Semiconductor LM4895 (AS1705) and Maxim MAX9718A/B/C/D
- Operating Temperature Range: -40 to +85°C
- Low-Cost MSOP-10 Package

3 Applications

The devices are ideal as audio front-ends for battery powered audio devices such as MP3 and CD players, mobile phones, PDAs, portable DVD players, and any other hand-held battery-powered device.

Figure 1. Simplified Block Diagram



4 Absolute Maximum Ratings

Stresses beyond those listed in Table 1 may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in Section 5 Electrical Characteristics on page 3 is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Table 1. Absolute Maximum Ratings

Parameter	Min	Max	Unit	Comments
Supply Voltage (V _{CC} to GND)	-0.3	+7	V	
Any Other Pin to GND	-0.3	V _{CC} + 0.3	V	
Input Current (Latchup Immunity)	-50	50	mA	JEDEC 17
Continuous Power Dissipation (T _{AMB} = +70°C) [†]		600	mW	MSOP-10
Continuous Power Dissipation (T _{AMB} = +25°C) [†]		1,000	mW	MSOP-10
Electro-Static Discharge (ESD)		1	kV	Human Body Model and MIL-Std883E 3015.7 methods
Operating Temperature Range (T _{AMB})	-40	+85	°C	
Storage Temperature Range	-65	+150	°C	
Package Body Temperature		260	°C	The reflow peak soldering temperature (body temperature) specified is in accordance with IPC/JEDEC J-STD-020C "Moisture/Reflow Sensitivity Classification for non-hermetic Solid State Surface Mount Devices"

[†] Using PCB metal plane and thermally-conductive paste.

5 Electrical Characteristics

5.1 5V Operation

Table 2. Electrical Characteristics – 5V Supply, $T_{AMB} = +25^{\circ}\text{C}$ (unless otherwise specified)

Symbol	Parameter	Conditions		Min	Typ	Max	Unit
V _{CC}	Supply Voltage	$T_{AMB} = -40 \text{ to } +85^{\circ}\text{C}$		2.7		5.5	V
I _{CC}	Supply Current ¹	$V_{IN-} = V_{IN+} = V_{BIAS}; T_{AMB} = -40 \text{ to } +85^{\circ}\text{C}$			8	10.4	mA
I _{SHDN}	Shutdown Supply	SHDN = SHDM = GND			0.05	1	μA
V _{IH}	SHDN, SHDM Threshold			0.7 x V _{CC}			V
V _{IL}						0.3 x V _{CC}	
V _{BIAS}	Common-Mode Bias Voltage ²			V _{CC} /2 - 5%	V _{CC} /2	V _{CC} /2 + 5%	V
V _{OS}	Output Offset Voltage	$V_{IN-} = V_{IN+} = V_{BIAS}$	Av = 0dB (AS1703)		±1	±10	mV
			Av = 3dB (AS1704)		±1	±15	
			Av = 6dB (AS1705)		±1	±20	
V _{IC}	Common-Mode Input Voltage ³	Inferred from CMRR Test	Av = 0dB (AS1703)	0.2		V _{CC} - 0.2	V
			Av = 3dB (AS1704)	0.9		V _{CC} - 0.9	
			Av = 6dB (AS1705)	1.5		V _{CC} - 1.5	
		External Gain AS1702		1.5		V _{CC} - 1.5	
R _{IN}	Input Impedance	AS1703, AS1704, AS1705		10	15	20	kΩ
CMRR	Common-Mode Rejection Ratio	f _N = 1kHz			-64		dB
PSRR	Power Supply Rejection Ratio	$V_{IN-} = V_{IN+} = V_{BIAS};$ V _{RIPPLE} = 200mVp-p; R _L = 8Ω; C _{BIAS} = 1μF	f = 217Hz		-79		dB
			f = 1kHz		-73		
P _{OUT}	Output Power ⁴	THD+N = 1%; f _{IN} = 1kHz	R _L = 8Ω	0.8	1.2		W
			R _L = 4Ω		1.6		
THD+N	Total Harmonic Distortion plus Noise ⁵	R _L = 4Ω, f _{IN} = 1kHz, P _{OUT} = 1.28W, V _{CC} = 5V, Av = 6dB			0.06		%
		R _L = 8Ω, f _{IN} = 1kHz, P _{OUT} = 0.9W, V _{CC} = 5V, Av = 6dB			0.03		
	Gain Accuracy	AS1703, AS1704, AS1705			±1	±2	%
	Thermal Shutdown Threshold				+145		°C
	Thermal Shutdown Hysteresis				9		°C
t _{PU}	Power-up/Enable from Shutdown Time				125		ms
t _{SHDN}	Shutdown Time				3.5		μs
V _{POP}	Turn-Off Transient ⁶				50		mV

1. Quiescent power supply current is specified and tested with no load. Quiescent power supply current depends on the offset voltage when a practical load is connected to the amplifier.
2. Common-mode bias voltage is the voltage on BIAS and is nominally V_{CC}/2.
3. Guaranteed by design.
4. Guaranteed by design.
5. Measurement bandwidth for THD+N is 22Hz to 22kHz.
6. Peak voltage measured at power-on, power-off, into or out of SHDN. Bandwidth defined by A-weighted filters, inputs at AC GND. V_{CC} rise and fall times ≥ 1ms.

5.2 3V Operation

Table 3. Electrical Characteristics – 3V Supply, $T_{AMB} = +25^{\circ}\text{C}$ (unless otherwise specified)

Symbol	Parameter	Conditions		Min	Typ	Max	Unit
I_{CC}	Supply Current ¹	$V_{IN-} = V_{IN+} = V_{BIAS}$; $T_{AMB} = -40$ to $+85^{\circ}\text{C}$, per amplifier			7.5		mA
I_{SHDN}	Shutdown Supply	$SHDN = SHDM = \text{GND}$ per amplifier			0.05	1	μA
V_{IH}	SHDN, SHDM Threshold			$0.7 \times V_{CC}$			V
V_{IL}						$0.3 \times V_{CC}$	
V_{BIAS}	Common-Mode Bias Voltage ²			$V_{CC}/2 - 5\%$	$V_{CC}/2$	$V_{CC}/2 + 5\%$	V
V_{OS}	Output Offset Voltage	$V_{IN-} = V_{IN+} = V_{BIAS}$	$A_v = 0\text{dB}$ (AS1703)		± 1	± 10	mV
			$A_v = 3\text{dB}$ (AS1704)		± 1	± 15	
			$A_v = 6\text{dB}$ (AS1705)		± 1	± 20	
V_{IC}	Common-Mode Input Voltage ³	Inferred from CMRR Test	$A_v = 0\text{dB}$ (AS1703)	0.2		$V_{CC} - 0.2$	mV
			$A_v = 3\text{dB}$ (AS1704)	0.6		$V_{CC} - 0.6$	
			$A_v = 6\text{dB}$ (AS1705)	1.0		$V_{CC} - 1.0$	
		External gain AS1702		1.0		$V_{CC} - 1.0$	
R_{IN}	Input Impedance	AS1703, AS1704, AS1705		10	15	20	$\text{k}\Omega$
CMRR	Common-Mode Rejection Ratio	$f_N = 1\text{kHz}$			-64		dB
PSRR	Power Supply Rejection Ratio	$V_{IN-} = V_{IN+} = V_{BIAS}$; $V_{RIPPLE} = 200\text{mVp-p}$; $R_L = 8\Omega$; $C_{BIAS} = 1\mu\text{F}$	$f = 217\text{Hz}$		-79		dB
			$f = 1\text{kHz}$		-73		
P_{OUT}	Output Power ⁴	$R_L = 4\Omega$, $\text{THD+N} = 1\%$; $f_{IN} = 1\text{kHz}$			590		mW
		$R_L = 8\Omega$, $\text{THD+N} = 1\%$; $f_{IN} = 1\text{kHz}$			430		
THD+N	Total Harmonic Distortion plus Noise ⁵	$R_L = 4\Omega$, $f_{IN} = 1\text{kHz}$, $P_{OUT} = 460\text{mW}$, $A_v = 6\text{dB}$			0.06		%
		$R_L = 8\Omega$, $f_{IN} = 1\text{kHz}$, $P_{OUT} = 330\text{mW}$, $A_v = 6\text{dB}$			0.04		
	Gain Accuracy	AS1703, AS1704, AS1705			± 1	± 2	%
	Thermal Shutdown Threshold				+145		$^{\circ}\text{C}$
	Thermal Shutdown Hysteresis				9		$^{\circ}\text{C}$
t_{PU}	Power-up/Enable from Shutdown Time				125		ms
t_{SHDN}	Shutdown Time				3.5		μs
V_{POP}	Turn-Off Transient ⁶				50		mV

1. Quiescent power supply current is specified and tested with no load. Quiescent power supply current depends on the offset voltage when a practical load is connected to the amplifier. Guaranteed by design.
2. Common-mode bias voltage is the voltage on BIAS and is nominally $V_{CC}/2$.
3. Guaranteed by design.
4. Guaranteed by design.
5. Measurement bandwidth for THD+N is 22Hz to 22kHz.
6. Peak voltage measured at power-on, power-off, into or out of SHDN. Bandwidth defined by A-weighted filters, inputs at AC GND. V_{CC} rise and fall times $\geq 1\text{ms}$.

6 Typical Operating Characteristics

Figure 2. A-A Total Harmonic Distortion +Noise vs. Frequency




Figure 3. Total Harmonic Distortion – Noise vs. Output Power




Figure 4. Total Harmonic Distortion – Noise vs. Output Power (cont.)




Figure 5. Output Power vs. Supply Voltage




Figure 6. Output Power vs. Load Resistance




Figure 7. Power Dissipation vs. Output Power




Figure 8. Power Supply Rejection Ratio vs. Frequency




Figure 9. Supply Current vs. Temperature




Figure 10. Shutdown Current vs. Temperature





Figure 11. Shutdown Hysteresis Voltage



7 Detailed Description

The AS1702, AS1703, AS1704, and AS1705 are 1.6W high output-current audio amplifiers (configured as BTL amplifiers), and contain integrated low-power shutdown and click- and pop-suppression circuitry. Two inputs (SHDM and SHDN) allow shutdown mode to be configured as active-high or active-low (see Section 7.2 Shutdown Mode on page 10).

Each device has either adjustable or fixed gains (0dB, 3dB, 6dB) (see Section 10 Ordering Information on page 17).

7.1 Bias

The devices operate from a single 2.7 to 5.5V supply and contain an internally generated, common-mode bias voltage of:

$$\frac{V_{CC}}{2} \quad (EQ\ 1)$$

referenced to ground. Bias provides click-and-pop suppression and sets the DC bias level for the audio outputs. Select the value of the bias bypass capacitor as described in Section 8.4.3 BIAS Capacitor on page 14.

Note: Do not connect external loads to BIAS as this can adversely affect overall device performance.

7.2 Shutdown Mode

All devices implement a 100nA, low-power shutdown circuit which reduces quiescent current consumption. As shutdown mode commences, the bias circuitry is automatically disabled, the device outputs go high impedance, and bias is driven to GND.

The SHDM input controls the polarity of SHDN:

- Drive SHDM high for an active-low SHDN input.
- Drive SHDM low for an active-high SHDN input.

Table 4. Shutdown Mode Selection Configurations

SHDM	SHDN	Mode
0	0	Shutdown Mode Enabled
0	1	Normal Operation Enabled
1	0	Normal Operation Enabled
1	1	Shutdown Mode Enabled

7.3 Click-and-Pop Suppression

During power-up, the device common-mode bias voltage (V_{BIAS} (page 3)) ramps to the DC bias point. When entering shutdown, the device outputs are driven high impedance to 100k Ω between both outputs minimizing the energy present in the audio band, thus preventing clicks and pops.

8 Application Information

Figure 12. AS1702 Typical Application Diagram






Figure 13. AS1703, AS1704, AS1705 Typical Application Diagram



8.1 BTL Amplifier

All devices are designed to drive loads differentially in a bridge-tied load (BTL) configuration.

Figure 14. Bridge Tied Load Configuration



The BTL configuration doubles the output voltage (illustrated in Figure 14) compared to a single-ended amplifier under similar conditions. Thus, the differential gain of the device (A_{VD}) is twice the closed-loop gain of the input amplifier. The effective gain is given by:

$$A_{VD} = 2 \times \frac{R_F}{R_{IN}} \quad (EQ 2)$$

Substituting $2 \times V_{OUT(P-P)}$ for $V_{OUT(P-P)}$ into (EQ 3) and (EQ 4) yields four times the output power due to doubling of the output voltage:

$$V_{RMS} = \frac{V_{OUT(P-P)}}{2\sqrt{2}} \quad (EQ 3)$$

$$P_{OUT} = \frac{V_{RMS}^2}{R_L} \quad (EQ 4)$$

Since the BTL outputs are biased at mid-supply, there is no net DC voltage across the load. This eliminates the need for the large, expensive, performance degrading DC-blocking capacitors required by single-ended amplifiers.

8.2 Power Dissipation and Heat Sinking

Normally, the devices dissipate a significant amount of power. The maximum power dissipation is given in Table 1 as Continuous Power Dissipation, or it can be calculated by:

$$P_{DISSPKF(MAX)} = \frac{T_{J(MAX)} - T_A}{\Theta_{JA}} \quad (EQ 5)$$

where $T_{J(MAX)}$ is +150°C, T_{AMB} (see Table 1) is the ambient temperature, and Θ_{JA} is the reciprocal of the derating factor in °C/W as specified in Table 1. For example, Θ_{JA} of the TQFN package is +59.2°C/W.

The increased power delivered by a BTL configuration results in an increase in internal power dissipation versus a single-ended configuration. The maximum internal power dissipation for a given V_{CC} and load is given by:

$$P_{DISSPKF(MAX)} = \frac{2V_{CC}^2}{\pi^2 R_L} \quad (EQ 6)$$

If the internal power dissipation exceeds the maximum allowed for a given package, power dissipation should be reduced by increasing the ground plane heat-sinking capabilities and increasing the size of the device traces (see Section 8.5 Layout and Grounding Considerations on page 14). Additionally, reducing V_{CC} , increasing load impedance, and decreasing ambient temperature can reduce device power dissipation.

The integrated thermal-overload protection circuitry limits the total device power dissipation. Note that if the junction temperature is $\geq +145^{\circ}\text{C}$, the integrated thermal-overload protection circuitry will disable the amplifier output stage. If the junction temperature is reduced by 9° , the amplifiers will be re-enabled.

Note: A pulsing output under continuous thermal overload results as the device heats and cools.

8.3 Fixed Differential Gain (AS1703, AS1704, and AS1705)

The AS1703, AS1704, and AS1705 contain different internally-fixed gains (see Ordering Information on page 17). A fixed gain facilitates simplified designs, decreased footprint size, and elimination of external gain-setting resistors.

The fixed gain values are achieved using resistors R_1 and R_2 (see Figure 13 on page 11).

8.4 Adjustable Differential Gain (AS1702)

8.4.1 Gain-Setting Resistors


The AS1702 uses external feedback resistors, R_F and R_{IN} (Figure 15), to set the gain of the device as:

$$A_v = \frac{R_F}{R_{IN}} \quad (\text{EQ 7})$$

where A_v is the desired voltage gain. For example, $R_{IN} = 10\text{k}\Omega$, $R_F = 20\text{k}\Omega$ yields a gain of 2V/V , or 6dB .

Note: R_F can be either fixed or variable, allowing the gain to be controlled by software (using a AS150x digital potentiometer). For more information on the AS1500 family of digital potentiometers, refer to the latest version of the AS150x data sheet, available from the austriamicrosystems website <http://www.austriamicrosystems.com>.)

Figure 15. Setting the AS1702 Gain



8.4.2 Input Filter

The BTL inputs can be biased at voltages other than mid-supply. However, the integrated common-mode feedback circuit adjusts for input bias, ensuring the outputs are still biased at mid-supply. Input capacitors are not required if the common-mode input voltage (V_{IC}) is within the range specified in Table 2 and Table 3.

Input capacitor C_{IN} (if used), in conjunction with R_{IN} , forms a high-pass filter that removes the DC bias from an incoming signal. The AC coupling capacitor allows the amplifier to bias the signal to an optimum DC level. Assuming zero-source impedance, the -3dB point of the high-pass filter is given by:

$$f_{-3dB} = \frac{1}{2\pi R_{IN} C_{IN}} \quad (EQ\ 8)$$

Setting f_{-3dB} too high affects the low-frequency response of the amplifier. Capacitors with dielectrics that have low-voltage coefficients such as tantalum or aluminum electrolytic should be used, since capacitors with high-voltage coefficients, such as ceramics, can increase distortion at low frequencies.

8.4.3 BIAS Capacitor

BIAS is the output of the internally generated $V_{CC}/2$ bias voltage. The BIAS bypass capacitor, C_{BIAS} , improves PSRR and THD+N by reducing power supply noise and other noise sources at the common-mode bias node, and also generates the click- and pop-less DC bias waveform for the amplifiers. Bypass BIAS with a 0.1 μ F capacitor to GND. Larger values of C_{BIAS} (up to 1 μ F) improve PSRR, but increase t_{ON}/t_{OFF} times. For example, a 1 μ F C_{BIAS} capacitor increases t_{ON}/t_{OFF} by 10 and improves PSRR by 20dB (at 1kHz).

Note: Do not connect external loads to BIAS.

8.4.4 Supply Bypassing

Proper power supply bypassing – connect a 10 μ F ceramic capacitor (C_{BIAS}) from V_{CC} to GND – will ensure low-noise, low-distortion performance of the device. Additional bulk capacitance can be added as required.

Note: Place C_{BIAS} as close to the device as possible.

8.5 Layout and Grounding Considerations

Well designed PC board layout is essential for optimizing device performance. Use large traces for the power supply inputs and amplifier outputs to minimize losses due to parasitic trace resistance and route heat away from the device.

Good grounding improves audio performance and prevents digital switching noise from coupling onto the audio signal.


9 Pinout and Packaging

9.1 Pin Descriptions and Assignments

Table 5. Pin Descriptions – MSOP-10 Package


Pin	Name	Description
1	SHDN	Shutdown Input – The polarity of this pin is dependent on the state of pin SHDM.
2	IN-	Inverting Input.
3	SHDM	Shutdown-Mode Polarity Input – Controls the polarity of SHDN. Connect this pin high for an active-high SHDN input. Connect this pin low for an active-low SHDN input (see Table 4 on page 10).
4	IN+	Non-Inverting Input
5	BIAS	DC Bias Bypass
6	OUT-	Bridge Amplifier Negative Output
7	GND	Ground
8	N/C	Not connected. No internal connection.
9	Vcc	Power Supply
10	OUT+	Bridge Amplifier Positive Output

Figure 16. Pin Assignment (Top View)



9.2 Package Drawings and Markings

Figure 17. MSOP-10 Package



Notes:

1. All dimensions are in millimeters (angle in degrees), unless otherwise specified.
2. Datums B and C to be determined at datum plane H.
3. Dimensions D and E1 are to be determined at datum plane H.
4. Dimensions D2 and E2 are for top package and D and E1 are for bottom package.
5. Cross section A-A to be determined at 0.12 to 0.25mm from the lead tip.
6. Dimensions D and D2 do not include mold flash, protrusion, or gate burrs.
7. Dimension E1 and E2 do not include interlead flash or protrusion.

SYMBOL	MINI SOIC 10LD	
	PACKAGE OUTLINE	
	(MILLIMETER)	±TOL
A	1.10	MAX
A1	0.10	±0.05
A2	0.86	±0.08
D	3.00	±0.10
D2	2.95	±0.10
E	4.90	±0.15
E1	3.00	±0.10
E2	2.95	±0.10
E3	0.51	±0.13
E4	0.51	±0.13
R	0.15	+0.15 -0.08
R1	0.15	+0.15 -0.08
t1	0.31	±0.08
t2	0.41	±0.08
b	0.23	+0.07 -0.08
b1	0.20	±0.05
c	0.18	±0.05
c1	0.15	+0.03 -0.02
θ1	3.0°	±3.0°
θ2	12.0°	±3.0°
θ3	12.0°	±3.0°
L	0.55	±0.15
L1	0.95 BSC	—
aaa	0.10	—
bbb	0.08	—
ccc	0.25	—
e	0.50 BSC	—
S	0.50 BSC	—

10 Ordering Information

The AS1702, AS1703, AS1704, and AS1705 are available with adjustable or preset amplifier gain.

Part Number	Package Type	Delivery Form	Gain	Description
AS1702-T	MSOP-10	Tape and Reel	Adjustable	Package Size = 3x3x0.8mm
AS1703-T			Av = 0dB	
AS1704-T			Av = 3dB	
AS1705-T			Av = 6dB	

Copyrights

Copyright © 1997-2005, austriamicrosystems AG, Schloss Premstaetten, 8141 Unterpremstaetten, Austria-Europe. Trademarks Registered ®. All rights reserved. The material herein may not be reproduced, adapted, merged, translated, stored, or used without the prior written consent of the copyright owner.

All products and companies mentioned are trademarks or registered trademarks of their respective companies.

Disclaimer

Devices sold by austriamicrosystems AG are covered by the warranty and patent indemnification provisions appearing in its Term of Sale. austriamicrosystems AG makes no warranty, express, statutory, implied, or by description regarding the information set forth herein or regarding the freedom of the described devices from patent infringement. austriamicrosystems AG reserves the right to change specifications and prices at any time and without notice. Therefore, prior to designing this product into a system, it is necessary to check with austriamicrosystems AG for current information. This product is intended for use in normal commercial applications. Applications requiring extended temperature range, unusual environmental requirements, or high reliability applications, such as military, medical life-support or life-sustaining equipment are specifically not recommended without additional processing by austriamicrosystems AG for each application.

The information furnished here by austriamicrosystems AG is believed to be correct and accurate. However, austriamicrosystems AG shall not be liable to recipient or any third party for any damages, including but not limited to personal injury, property damage, loss of profits, loss of use, interruption of business or indirect, special, incidental or consequential damages, of any kind, in connection with or arising out of the furnishing, performance or use of the technical data herein. No obligation or liability to recipient or any third party shall arise or flow out of austriamicrosystems AG rendering of technical or other services.

Contact Information

Headquarters

austriamicrosystems AG
A-8141 Schloss Premstaetten, Austria

Tel: +43 (0) 3136 500 0

Fax: +43 (0) 3136 525 01

e-mail: info@austriamicrosystems.com

For Sales Offices, Distributors and Representatives, please visit:

<http://www.austriamicrosystems.com>

austriamicrosystems – a leap ahead

射频和天线设计培训课程推荐

易迪拓培训(www.edatop.com)由数名来自于研发第一线的资深工程师发起成立,致力并专注于微波、射频、天线设计研发人才的培养;我们于 2006 年整合合并微波 EDA 网(www.mweda.com),现已发展成为国内最大的微波射频和天线设计人才培养基地,成功推出多套微波射频以及天线设计经典培训课程和 ADS、HFSS 等专业软件使用培训课程,广受客户好评;并先后与人民邮电出版社、电子工业出版社合作出版了多本专业图书,帮助数万名工程师提升了专业技术能力。客户遍布中兴通讯、研通高频、埃威航电、国人通信等多家国内知名公司,以及台湾工业技术研究院、永业科技、全一电子等多家台湾地区企业。

易迪拓培训课程列表: <http://www.edatop.com/peixun/rfe/129.html>



射频工程师养成培训课程套装

该套装精选了射频专业基础培训课程、射频仿真设计培训课程和射频电路测量培训课程三个类别共 30 门视频培训课程和 3 本图书教材;旨在引领学员全面学习一个射频工程师需要熟悉、理解和掌握的专业知识和研发设计能力。通过套装的学习,能够让学员完全达到和胜任一个合格的射频工程师的要求...

课程网址: <http://www.edatop.com/peixun/rfe/110.html>

ADS 学习培训课程套装

该套装是迄今国内最全面、最权威的 ADS 培训教程,共包含 10 门 ADS 学习培训课程。课程是由具有多年 ADS 使用经验的微波射频与通信系统设计领域资深专家讲解,并多结合设计实例,由浅入深、详细而又全面地讲解了 ADS 在微波射频电路设计、通信系统设计和电磁仿真设计方面的内容。能让您在最短的时间内学会使用 ADS,迅速提升个人技术能力,把 ADS 真正应用到实际研发工作中去,成为 ADS 设计专家...



课程网址: <http://www.edatop.com/peixun/ads/13.html>



HFSS 学习培训课程套装

该套课程套装包含了本站全部 HFSS 培训课程,是迄今国内最全面、最专业的 HFSS 培训教程套装,可以帮助您从零开始,全面深入学习 HFSS 的各项功能和在多个方面的工程应用。购买套装,更可超值赠送 3 个月免费学习答疑,随时解答您学习过程中遇到的棘手问题,让您的 HFSS 学习更加轻松顺畅...

课程网址: <http://www.edatop.com/peixun/hfss/11.html>

CST 学习培训课程套装

该培训套装由易迪拓培训联合微波 EDA 网共同推出,是最全面、系统、专业的 CST 微波工作室培训课程套装,所有课程都由经验丰富的专家授课,视频教学,可以帮助您从零开始,全面系统地学习 CST 微波工作的各项功能及其在微波射频、天线设计等领域的设计应用。且购买该套装,还可超值赠送 3 个月免费学习答疑...

课程网址: <http://www.edatop.com/peixun/cst/24.html>



HFSS 天线设计培训课程套装

套装包含 6 门视频课程和 1 本图书,课程从基础讲起,内容由浅入深,理论介绍和实际操作讲解相结合,全面系统的讲解了 HFSS 天线设计的全过程。是国内最全面、最专业的 HFSS 天线设计课程,可以帮助您快速学习掌握如何使用 HFSS 设计天线,让天线设计不再难...

课程网址: <http://www.edatop.com/peixun/hfss/122.html>

13.56MHz NFC/RFID 线圈天线设计培训课程套装

套装包含 4 门视频培训课程,培训将 13.56MHz 线圈天线设计原理和仿真设计实践相结合,全面系统地讲解了 13.56MHz 线圈天线的工作原理、设计方法、设计考量以及使用 HFSS 和 CST 仿真分析线圈天线的具体操作,同时还介绍了 13.56MHz 线圈天线匹配电路的设计和调试。通过该套课程的学习,可以帮助您快速学习掌握 13.56MHz 线圈天线及其匹配电路的原理、设计和调试...

详情浏览: <http://www.edatop.com/peixun/antenna/116.html>



我们的课程优势:

- ※ 成立于 2004 年,10 多年丰富的行业经验,
- ※ 一直致力并专注于微波射频和天线设计工程师的培养,更了解该行业对人才的要求
- ※ 经验丰富的一线资深工程师讲授,结合实际工程案例,直观、实用、易学

联系我们:

- ※ 易迪拓培训官网: <http://www.edatop.com>
- ※ 微波 EDA 网: <http://www.mweda.com>
- ※ 官方淘宝店: <http://shop36920890.taobao.com>