

DATA SHEET

CX20524-12/CX20524-13

Mixed Signal Device for GSM and GPRS Applications

Applications

- GSM handsets and modules (850/900/1800/1900 MHz)
- GPRS handsets and modules (850/900/1800/1900 MHz)

Features

- Supports multi-slot GPRS up to Class 12
- $\Sigma\Delta$ Analog-to-Digital Converters (ADCs) for digitization of baseband receive signal
- Receive path PGA for AGC of received signal
- GMSK Digital Modulator
- Digital-to-Analog Converters (DACs) for analog conversion of the GMSK modulator output
- Transmit power ramping and power level control
- Low noise voiceband ADC for direct interface to handset and headset microphone
- Low noise voiceband DAC for direct interface to handset and headset speaker
- Auxiliary 8-bit ADC for monitoring system signals
- 3 V/1.8 V SIM card interface
- Temperature sensor
- High speed asynchronous serial ports for interface to Skyworks Baseband Processor device
- Low speed asynchronous serial port for power management functions
- Voltage regulators for both internal (fixed voltage) and system (programmable voltage) needs
- Low power operation
- Control circuit for multi-chemistry advanced battery charger
- Power-On Reset (POR) generation
- Over current-limiting
- Power On/Off control inputs
- CX20524-12: 160-pin FPBGA 12 x 12 mm package
- CX20524-13: 180-pin FPBGA 10 x 10 mm package

Description

The CX20524 Mixed Signal Device (MSD) is a highly integrated device designed for use in multi-band Global System for Mobile communications (GSM) and General Packet Radio Service (GPRS) handsets. The MSD includes all the power management, voice-band, mixed signal, and radio control functions required in a GSM/GPRS handset and module.

In the receive path, the MSD digitizes the baseband In-Phase/Quadrature (I/Q) inputs. Digital samples are then sent to the Baseband Processor (BP) via the Rx serial interface. The receive path features a programmable gain amplifier (PGA) for Automatic Gain Control (AGC) of the receive signal.

In the transmit path, bursts of digital data are input to the MSD over the control port. A Gaussian Minimum-Shift Keying (GMSK) modulator generates modulated I and Q waveforms from the input data. The I and Q waveforms are converted into analog waveforms and output from the MSD.

The CX20524 generates an analog signal to control the handset Power Amplifier (PA) output level.

The device voiceband Codec section provides an interface to a 32 Ω handset speaker and microphone. Line In/Out signals are also available to interface with audio accessories, such as a headset or car kit.


The MSD is designed to operate directly from a single cell, 3.6 V Li Ion battery with no external regulation required. The MSD integrates all necessary Low Drop Out (LDO) voltage regulators that generate the required device and system power supplies from battery input.

An integrated SIM interface circuit allows direct interface to 3.0 V and 1.8 V SIM cards with no external components.

An integrated battery charger control circuit provides charging capabilities for multi-chemistry batteries.


The block diagram for the CX20524 MSD is shown in Figure 1. The CX20524 MSD is packaged in the following options.

- The CX20524-12 is a 12 x 12 mm, 0.8 mm pitch, 160-pin Fine Pitch Ball Grid Array (FPBGA). The pinout diagram is shown in Figure 2. Pin assignments and descriptions are provided in Table 1.
- The CX20524-13 is a 10 x 10 mm, 0.5 mm pitch, 180-pin FPBGA. The pinout diagram is shown in Figure 3. Pin assignments and descriptions are provided in Table 2.




App_1

Figure 1. Typical CX20524-MSD Application in a Handset Design



CX20524-12 Pinout

Figure 2. CX20524-12 Pinout Diagram (Top View)



CX20524--13 Pinout

Figure 3. CX20524-13 Pinout Diagram (Top View)

Table 1. CX20524-12 Pin Assignments (1 of 4)

Pin No.	Pin Name	Type	Definition	Pin No.	Pin Name	Type	Definition
A1	RBIAS	P	Resistor bias for internal references. A 30 k Ω 1% must be connected between this pin and ground to ensure correct device operation	C1	VA1	P	Baseband analog supply output decoupler. Connect to pin D1. Connect a 100 nF capacitor to ground.
A2	VC_XTAL	P	Connect 100 nF cap to ground	C2	RX_I-	I	I Channel Baseband Rx signal (negative)
A3	VC_REF+	P	Reference voltage positive output (typically 1.85 V)	C3	AUXADC-	I	Auxiliary ADC negative input
A4	VC_REF-	P	Reference voltage negative output (typically 0.85 V)	C4	GPO [0] (SYN_CLK)	O	General Purpose Output 0.
A5	XTAL_IN	I	Input connection for external 19.5 MHz crystal	C5	GPO [2] (TX_EN)	O	General Purpose Output 2.
A6	XTAL_OUT	O	Output connection for external 19.5 MHz crystal	C6	GPO [1] (SYN_DAT)	O	General Purpose Output 1.
A7	VXTAL	P	Crystal oscillator supply output decoupling. Connect 100 nF cap to Ground	C7	GND	G	Ground
A8	SYN_REF	O	13 MHz reference output for synthesizer	C8	GPO [3] (SYN_LE)	O	General Purpose Output 3.
A9	GND	G	Ground	C9	DECODER_DATA	I	Codec serial port decoder data
A10	FRAME_RATE	O	GSM Frame Rate output	C10	CODEC_RATE	O	Codec serial port word rate
A11	SYS_CLK	O	3.9 MHz System Clock output	C11	MSD_SLEEP	I	Forces the MSD to enter sleep state (low current) and is connected to pin D11 CLK_EN
A12	RX_DATA	O	Receive serial port data signal	C12	GND		Reserved. Connect to ground
A13	VD1	P	Digital supply output decoupling. Connect 100 nF cap to Ground. Active on power up	C13	CTL_DATA	I/O	Control serial port serial data signal (bi-directional)
A14	VD2	P	Digital supply output decoupling. Connect 100 nF cap to Ground. Active on power up	C14	RESP_DATA	O	Control serial port response data signal
B1	MIC_CAP	P	Connection pin for MIC_BIAS decoupling capacitor. Connect 100 nF cap to ground.	D1	VA2	P	Receive/transmit output decoupler. Connect to pin C1. Connect a 100 nF capacitor to ground
B2	RX_I+	I	I Channel Baseband Rx signal (positive)	D2	RX_Q-	I	Q Channel Baseband Rx signal (negative)
B3	AUXADC+	I	Auxiliary ADC positive input	D3	RX_Q+	I	Q Channel Baseband Rx signal (positive)
B4	GPO [8](RX_EN)	O	General Purpose Output 8.	D4	GND	G	Ground
B5	NC		Do not connect to this pin	D5	GND	G	Ground
B6	NC		Do not connect to this pin	D6	GND	G	Ground
B7	NC		Do not connect to this pin	D7	GND	G	Ground
B8	GND	G	Ground	D8	GND	G	Ground
B9	CODEC_CLK	I	Codec serial port clock signal	D9	GND	G	Ground
B10	ENCODER_DATA	I	Codec serial port encoder data signal	D10	GND	G	Ground
B11	RX_RATE	O	Receive serial port word rate signal	D11	CLK_EN	I	Clock request input. Connect to pin C11
B12	RX_CLK	O	Receive serial port clock	D12	RESET_B	O	Baseband reset signal
B13	CTL_RATE	I	Control serial port word rate signal	D13	NC		Do not connect to this pin
B14	CTL_CLK	O	Control serial port clock	D14	NC		Do not connect to this pin

Table 1. CX20524-12 Pin Assignments (2 of 4)

Pin No.	Pin Name	Type	Definition	Pin No.	Pin Name	Type	Definition
E1	VC		Bias reference voltage. Connect a 100 nF capacitor to ground.	H1	NC		Do not connect to this pin
E2	TX_Q+	O	Q Channel Baseband Tx signal (positive)	H2	GPO [10]	O	General Purpose Output 10
E3	TX_Q-	O	Q Channel Baseband Tx signal (negative)	H3	GPO [9]	O	General Purpose Output 9
E4	GND	G	Ground	H4	GND	G	Ground
E11	NC		Do not connect to this pin	H11	SIM_EN	O	Input is used to control VSIM voltage regulator and the voltage translator
E12	NC		Do not connect to this pin	H12	PWR_KEY_O UT	O	This signal goes low when either PWR_KEY_L or PWR_KEY_H are asserted
E13	NC		Do not connect to this pin	H13	DTR	I	External power on signal input (active low)
E14	NC		Do not connect to this pin	H14	PWR_KEY_H	I	Power on Key input (active high)
F1	VAUX3	P	5 mA auxiliary regulator. Connect a 100 nF capacitor to ground. Reserved for future use	J1	VAUX1	P	12 mA auxiliary regulator. Connect a 100 nF capacitor to ground. Reserved for future use.
F2	NC		Do not connect to this pin	J2	GPO [7] (SYN_EN)	O	General Purpose Output 7.
F3	TX_I+	O	I Channel Baseband Tx signal (positive)	J3	GPO [6] (PAC_OFFSET)	O	General Purpose Output 6.
F4	GND		Ground	J4	GND	G	Ground
F11	FLASH_RESET	O	Flash Memory Reset signal. Active while POR and CLK_REQ	J11	EN_3	I	Real time input control signal #3 for controlling the LDOs (VRF, VUHF, and VTIC).
F12	VPOWER	P	MSD input voltage pin. Connect to pin N10 and P13	J12	EN_2	I	Real time input control signal #2 for controlling the LDOs (VRF, VUHF, and VTIC)
F13	SERIAL_CLOCK	O	Low speed asynchronous serial port clock	J13	ALARM	I	Internal pull-up is connected to VRTC. Alarm power on signal input (active low).
F14	NC		Do not connect to this pin	J14	VRTC	P	Isolated voltage regulator, this regulator is always ON, even when the MSD is OFF
G1	VAUX4	P	5 mA auxiliary regulator. Connect a 100 nF capacitor to ground. Reserved for future use.	K1	VAUX2	P	5 mA auxiliary regulator. Connect a 100 nF capacitor to Ground. Reserved for future use.
G2	GPO [11]	O	General Purpose Output 11	K2	NC		Do not connect
G3	TX_I-	O	I Channel Baseband Tx signal (negative)	K3	GPO [4] (VC1)	O	General Purpose Output 4.
G4	GND	G	Ground	K4	GND	G	Ground
G11	POR_OUT	O	This is the system power on reset output signal. Connect to pin N7	K11	GND	G	Ground
G12	EN_1	I	Real time input control signal #1 for the LDOs (VRF, VUHF, & VTIC)	K12	PWR_KEY_L	I	Power on key input (active low).
G13	MSD_RESET	I	Falling edge resets MSD and turns it off	K13	VCREP_CAP	P	Internal bandgap. Connect 10 nF to ground.
G14	SERIAL_DATA	I/O	Low speed serial port bi-directional data	K14	BACKUP	P	Back-up Battery input

Table 1. CX20524-12 Pin Assignments (3 of 4)

Pin No.	Pin Name	Type	Definition	Pin No.	Pin Name	Type	Definition
L1	MIC_IN+	I	Microphone positive input	M13	VSEL0	O	VRTC and VCORE voltage selection pin
L2	GPO [5] (VC2)	O	General Purpose Output 5	M14	VCHARGE	P	External charging voltage input
L3	PAC_OUT	O	Power Control Loop output	N1	VC_CODEC	P	Codec bias reference voltage. Connect a 100 nF capacitor to ground.
L4	GND	G	Ground	N2	LINE_I+	O	Line In positive input
L5	GND	G	Ground	N3	LINE_I-	O	Line In negative input
L6	GND	G	Ground	N4	SPK+	O	Speaker positive output
L7	GND	G	Ground	N5	SPK-	O	Speaker negative output
L8	NC		Do not connect to this pin	N6	VDECOUPLIN G	P	Connect to pin N13
L9	SIM_CLK_CARD	O	Un-buffered SIM clock signal connected to the SIM card	N7	POR_IN	O	Power on reset signal. Connect to G11
L10	GND	G	Ground	N8	MUX_OUT	O	Analog MUX output, connect to AUX_ADC
L11	SIM_CLK_HOST	I	Buffered SIM clock signal connected to HOST	N9	BAT_PK_IN	I	Analog input used to detect the battery pack size (there is an internal voltage divider on chip)
L12	SIM_DATA_HOST	I/O	Buffered SIM data signal connected to the HOST	N10	VPOWER	P	MSD input voltage pin. Connect to pin P13
L13	VSEL1	I	VRTC and VCORE voltage selection pin	N11	NC		Do not connect to this pin
L14	NC		Do not connect to this pin	N12	NC		Do not connect to this pin
M1	MIC_IN-	I	Microphone negative input	N13	VDECOUPLIN G	P	Connect to pin N6 and to 33 μ F capacitor to ground
M2	NC		Do not connect to this pin	N14	ISN	I	Battery Side of the internal current sense resistor (0.10 Ω typical)
M3	GND	G	Ground	P1	MIC_BIAS	P	Microphone bias voltage (output)
M4	NC		Do not connect to this pin	P2	LINE_O+	O	Audio Line Out positive input
M5	NC		Do not connect to this pin	P3	LINE_O-	O	Audio Line Out negative output
M6	NC		Do not connect to this pin	P4	GND	G	Ground
M7	NC		Do not connect to this pin	P5	VCODEC	P	Codec section analog output decoupling. Connect a 100 nF capacitor to ground
M8	SIM_DATA_CARD	I/O	Un-buffered SIM data signal connected to the SIM card	P6	VSIM	P	SIM card voltage supply
M9	SIM_RST_HOST	I	Buffered SIM reset signal connected to the HOST	P7	VIO	P	Dedicated digital circuit supply for the I/O pads and associated external circuits, this regulator is ON by default whenever the MSD is turned ON
M10	SIM_RST_CARD	O	Un-buffered SIM reset signal connected to the SIM card	P8	VTIC	P	100 mA regulator dedicated to the translation loop, controlled by either the real time control pins or by the override register
M11	CHARGER_INT	O	A low on this pin indicates to the Host the presence of a charger	P9	VUHF	P	50 mA regulator dedicated to the UHF VCO and buffers, controlled by either the real time control pins or by the override register

Table 1. CX20524-12 Pin Assignments (4 of 4)

Pin No.	Pin Name	Type	Definition	Pin No.	Pin Name	Type	Definition
M12	NC		Do not connect to this pin	P10	VRF	P	150 mA regulator for main RF supply, controlled by either the real time control pins or by the override register
P11	VGATE	O	Output signal controlling the gate of the external pass FET used for the battery charger	P13	VPOWER	P	MSD input voltage pin. Connect to pin N10 and F12
P12	VCORE	O	Dedicated baseband Core digital supply, this regulator is ON by default whenever the MSD is turned ON	P14	ISP	I	Charger side of the internal current sense resistor (0.10 Ω typical)
Types: P = Power G = Ground O = Output I = Input I/O = Input/Output							

Table 2. CX20524-13 Pin Assignments (1 of 4)

Pin No.	Pin Name	Type	Definition	Pin No.	Pin Name	Type	Definition
A1	AUXADC+	I	Auxiliary ADC positive input	C7	GPO [3] (SYN_LE)	O	General Purpose Output 3.
A2	AUXADC-	I	Auxiliary ADC negative input	C8	GND	G	Ground
A3	VC_XTAL	P	Connect 100 nF cap to ground	C9	GND	G	Ground
A4	VC_REF+	P	Reference voltage positive output (typically 1.85 V)	C10	GND	G	Ground
A5	GPO [0] (SYN_CLK)	O	General Purpose Output 0.	C11	FRAME_RATE	O	GSM Frame Rate output
A6	GPO [2] (TX_EN)	O	General Purpose Output 2.	C12	GND	G	Ground
A7	XTAL_IN	I	Input connection for external 19.5 MHz crystal	C13	GND	G	Ground
A8	XTAL_OUT	O	Output connection for external 19.5 MHz crystal	C14	RX_RATE	O	Receive serial port word rate signal
A9	VXTAL	P	Crystal oscillator supply output decoupling. Connect 100 nF cap to Ground	C15	CLK_EN	I	Clock request input. Connect to pin C16
A10	SYN_REF	O	13 MHz reference output for synthesizer	C16	MSD_SLEEP	I	Forces the MSD to enter sleep state (low current) and is connected to pin C15 CLK_EN
A11	GND	G	Ground	C18	GND	G	Ground
A12	RX_DATA	O	Receive serial port data signal	D1	VA1	P	Baseband analog supply output decoupler. Connect to pin D1. Connect a 100 nF capacitor to ground.
A13	VD1	P	Digital supply output decoupling. Connect 100 nF cap to Ground. Active on power up	D3	RX_Q+	I	Q Channel Baseband Rx signal (positive)
A14	GND	G	Ground	D16	GND	G	Ground
A15	RX_CLK	O	Receive serial port clock	D18	CTL_CLK	O	Control serial port clock
A16	SYS_CLK	O	3.9 MHz System Clock output	E1	TX_Q+	O	Q Channel Baseband Tx signal (positive)

Table 2. CX20524-13 Pin Assignments (2 of 4)

Pin No.	Pin Name	Type	Definition	Pin No.	Pin Name	Type	Definition
A17	GND	G	Ground	E3	RX_Q-	I	Q Channel Baseband Rx signal (negative)
A18	VD2	P	Digital supply output decoupling. Connect 100 nF cap to Ground. Active on power up	E5	RBIAS	P	Resistor bias for internal references. A 30 kΩ 1% must be connected between this pin and ground to ensure correct device operation
B1	RX_I+	I	I Channel Baseband Rx signal (positive)	E6	GND	G	Ground
B18	VD2	P	Digital supply output decoupling. Connect 100 nF cap to Ground. Active on power up	E7	GPO [1] (SYS_DAT)	O	General Purpose Output 1
C1	RX_I-	I	I Channel Baseband Rx signal (negative)	E8	GND	G	Ground
C3	GND		Reserved. Connect to ground	E9	GND	G	Ground
C4	MIC_CAP	P	Connection pin for MIC_BIAS decoupling capacitor. Connect 100 nF cap to ground.	E10	GND	G	Ground
C5	VC_REF-	P	Reference voltage negative output (typically 0.85 V)	E11	GND	G	Ground
C6	GPO [8] (RX_EN)	O	General Purpose Output 8.	E12	GND	G	Ground
E13	GND	G	Ground	H18	CODEC_CLK	I	Codec serial port clock signal
E14	GND	G	Ground	J1	VAUX3	P	5 mA auxiliary regulator. Connect a 100 nF capacitor to ground. Reserved for future use
E16	CTL_RATE	I	Control serial port word rate signal	J3	GPO [11]	O	General Purpose Output 11
E18	CTL_DATA	I/O	Control serial port serial data signal (bi-directional)	J5	GND	G	Ground
F1	TX_Q-	O	Q Channel Baseband Tx signal (negative)	J7	GND	G	Ground
F3	GND	G	Ground	J9	GND	G	Ground
F5	GND	G	Ground	J10	GND	G	Ground
F14	GND	G	Ground	J12	GND	G	Ground
F16	RESP_DATA	O	Control serial port response data signal	J14	EN_1	I	Real time input control signal #1 for the LDOs (VRF, VUHF, & VTIC)
F18	GND	G	Ground	J16	MSD_RESET	I	Falling edge resets MSD and turns it off
G1	VC		Bias reference voltage. Connect a 100 nF capacitor to ground.	J18	SERIAL_DATA	I/O	Low speed serial port bi-directional data
G3	TX_I+	O	I Channel Baseband Tx signal (positive)	K1	VAUX4	P	5 mA auxiliary regulator. Connect a 100 nF capacitor to ground. Reserved for future use.
G5	GND	G	Ground	K3	GPO [10]	O	General Purpose Output 10
G7	GND	G	Ground	K5	GPO [9]	O	General Purpose Output 9
G8	GND	G	Ground	K7	GND	G	Ground
G9	GND	G	Ground	K9	GND	G	Ground
G10	GND	G	Ground	K10	GND	G	Ground
G11	FLASH_RESET	O	Flash Memory Reset signal. Active while POR and CLK_REQ	K12	VDECOUPLIN G	P	Connect to pin N6 and to 33 μF capacitor to ground
G12	RESET_B	O	Baseband reset signal	K14	GND	G	Ground
G14	GND	G	Ground	K16	GND	G	Ground

Table 2. CX20524-13 Pin Assignments (3 of 4)

Pin No.	Pin Name	Type	Definition	Pin No.	Pin Name	Type	Definition
G16	DECODER_DATA	I	Codec serial port decoder data	K18	SERIAL_CLOCK	O	Low speed asynchronous serial port clock
G18	ENCODER_DATA	I	Codec serial port encoder data signal	L1	GND	G	Ground
H1	VA2	P	Receive/transmit output decoupler. Connect to pin C1. Connect a 100 nF capacitor to ground	L3	GND	G	Ground
H3	TX_I-	O	I Channel Baseband Tx signal (negative)	L5	GND	G	Ground
H5	GND	G	Ground	L7	GND	G	Ground
H7	GND	G	Ground	L12	POR_OUT	O	This is the system power on reset output signal. Connect to pin P10
H12	GND	G	Ground	L14	GND	G	Ground
H14	GND	G	Ground	L16	PWR_KEY_OUT	O	This signal goes low when either PWR_KEY_L or PWR_KEY_H are asserted
H16	CODEC_RATE	O	Codec serial port word rate	L18	GND	G	Ground
M1	VAUX4	P	5 mA auxiliary regulator. Connect a 100 nF capacitor to ground. Reserved for future use.	P12	SIM_RST_HOST	I	Buffered SIM reset signal connected to the HOST
M3	GPO [7] (SYN_EN)	O	General Purpose Output 7.	P13	GND	G	Ground
M5	GND	G	Ground	P14	EN_3	I	Real time input control signal #3 for controlling the LDOs (VRF, VUHF, and VTIC).
M7	SIM_CLK_CARD	O	Un-buffered SIM clock signal connected to the SIM card	P16	VSEL1	I	VRTC and VCORE voltage selection pin
M8	SIM_DATA_HOST	I/O	Buffered SIM data signal connected to the HOST	P18	VRTC	P	Isolated voltage regulator, this regulator is always ON, even when the MSD is OFF
M9	SIM_DATA_CARD	I/O	Un-buffered SIM data signal connected to the SIM card	R1	GPO [4] (VC1)	O	General Purpose Output 4.
M10	SIM_EN	O	Input is used to control VSIM voltage regulator and the voltage translator	R3	GND	G	Ground
M11	GND	G	Ground	R16	BACKUP	P	Back-up Battery input
M12	VPOWER	P	MSD input voltage pin. Connect to pin R15 and T10	R18	VSEL0	O	VRTC and VCORE voltage selection pin
M14	EN_2	I	Real time input control signal #2 for controlling the LDOs (VRF, VUHF, and VTIC)	T1	VAUX1	P	12 mA auxiliary regulator. Connect a 100 nF capacitor to ground. Reserved for future use.
M16	PWR_KEY_H	I	Power on Key input (active high)	T3	GND	G	Ground
M18	DTR	I	External power on signal input (active low)	T4	GND	G	Ground
N1	NC	-	No connect	T5	GND	G	Ground
N3	GPO [5] (VC2)	O	General Purpose Output 5	T6	LINE_I-	O	Line In negative input
N5	GND	G	Ground	T7	MIC_BIAS	P	Microphone bias voltage (output)
N14	PWR_KEY_L	I	Power on key input (active low).	T8	GND	G	Ground

Table 2. CX20524-13 Pin Assignments (4 of 4)

Pin No.	Pin Name	Type	Definition	Pin No.	Pin Name	Type	Definition
N16	ALARM	I	Internal pull-up is connected to VRTC. Alarm power on signal input (active low).	T9	LINE_O+	O	Audio Line Out positive input
N18	VCREF_CAP	P	Internal bandgap. Connect 100 nF to ground)	T10	LINE_O-	O	Audio Line Out negative output
P1	GPO [6] (PAC_OFFSET)	O	General Purpose Output 6.	T11	BAT_PK_IN	I	Analog input used to detect the battery pack size (there is an internal voltage divider on chip)
P3	GND	G	Ground	T12	VSIM	P	SIM card voltage supply
P5	SIM_CLK_HOST	I	Buffered SIM clock signal connected to HOST	T13	GND	G	Ground
P6	GND	G	Ground	T14	GND	G	Ground
P7	CHARGER_INT	O	A high on this pin indicates to the Host the presence of a charger	T15	VPOWER	P	MSD input voltage pin. Connect to pin T10 and M12
P8	SIM_RST_CARD	O	Un-buffered SIM reset signal connected to the SIM card	T16	VDECOUPLIN G	P	Connect to pin K12
P9	MUX_OUT	O	Analog MUX output, connect to AUX_ADC	T18	NC		No connect
P10	POR_IN	O	Power on reset signal. Connect to G11	U1	SPK+	O	Speaker positive output
P11	GND	G	Ground	U18	VCHARGE	P	External charging voltage input
V1	SPK-	O	Speaker negative output	V10	VPOWER	P	MSD input voltage pin. Connect to pin R15 and M12
V2	PAC_OUT	O	Power Control Loop output	V11	VRF	P	150 mA regulator dedicated to the translation loop, controlled by either the real time control pins or by the override register
V3	NC		Do not connect to this pin	V12	VTIC	P	100 mA regulator dedicated to the translation loop, controlled by either the real time control pins or by the override register
V4	VAUX2	P	5 mA auxiliary regulator. Connect a 100 nF capacitor to Ground. Reserved for future use.	V13	VIO	P	Dedicated digital circuit supply for the I/O pads and associated external circuits, this regulator is ON by default whenever the MSD is turned ON
V5	VC_CODEC	P	Codec bias reference voltage. Connect a 100 nF capacitor to ground.	V14	VUHF	P	50 mA regulator dedicated to the UHF VCO and buffers, controlled by either the real time control pins or by the override register
V6	LINE_I+	O	Line In positive input	V15	VGATE	O	Output signal controlling the gate of the external pass FET used for the battery charger
V7	MIC_IN+	I	Microphone positive input	V16	VCORE	O	Dedicated baseband Core digital supply, this regulator is ON by default whenever the MSD is turned ON
V8	MIC_IN-	I	Microphone negative input	V17	ISP	I	Charger side of the internal current sense resistor (0.10 Ω typical)
V9	VCODEC	P	Codec section analog output decoupling. Connect to a 100-pF capacitor to ground.	V18	ISN	I	Battery Side of the internal current sense resistor (0.10 Ω typical)
Types: P = Power G = Ground O = Output I = Input I/O = Input/Output							

Technical Description

Overview

The CX20524-12/CX20524-13, Figure 4, shows the following functional areas:

- Receiver
- Transmitter
- TX Power Control
- Timing Generation and Control
- Synthesizer Interface
- Voiceband Codec
- Auxiliary ADC
- Temperature Sensor
- General Purpose Outputs
- Power Management
- Battery Charger and Monitor
- SIM Card Interface
- Low Speed Asynchronous Serial Port
- Watch Dog
- Sleep Mode

Receiver

The MSD receiver converts the received baseband analog signal into digital samples for processing by the BP. The MSD receiver path consists of the following blocks:

- Programmable Gain Amplifier
- Sigma-Delta ($\Sigma\Delta$) ADC
- Receive Interface

Programmable Gain Amplifier

The Programmable Gain Amplifier (PGA) amplifies the input baseband signal. The PGA gain is programmable in 6 dB steps from 0 dB to 12 dB and is controlled by register 0C0h.

$\Sigma\Delta$ ADC

The $\Sigma\Delta$ ADC samples the amplified PGA baseband signal at a rate of 9.75 Msps. The ADC-produced digital samples are a quadrature baseband representation of the input signal. The ADC uses $\Sigma\Delta$ technology to generate high-resolution 13-bit samples. The 13-bit samples are left justified in 16-bit words. The In-Phase/Quadrature (I/Q) samples produced are output from the ADC at a rate of 1.083 Msps. This corresponds to an I/Q pair sample rate of 540 kbps, which is twice the GSM bit rate of 270 kbps.




Figure 4. CX20524-12/CX20524-13 Block Diagram

Receive Interface

ADC-generated I/Q samples are sent out from the MSD on the Receive Interface. The Receive Interface is a three-wire serial interface designed to interface between the MSD and BP. The interface is a high speed, synchronous, simplex, serial communications link. The interface signals include the following:

- RX_CLK. 19.5 MHz output clock
- RX_RATE. 1.083 MHz output clock that indicates the start of a word on the RX_DATA output. The RX_RATE clock pulse width is one bit period
- RX_DATA. Serial output data at 19.5 Mbps

Figure 5 shows the Receive Interface timing diagram. The Receive Interface serial output data changes state on the clock signal rising edge. Each I or Q sample is 16-bits wide with two stuff bits between samples. The RX_RATE signal indicates when a new I or Q sample is starting.




Figure 5. Receive Interface Timing Diagram

Transmitter

The MSD transmitter:

- Buffers the baseband transmit data
- Performs GMSK data modulation
- Generates analog I/Q output signals for the RF subsystem

The MSD Transmit path contains the following blocks:

- Burst Store RAM
- Gaussian Minimum-Shift Keying (GMSK) Modulator
- I/Q DACs
- I/Q Reconstruction Filters
- I/Q DC Offset and Gain/Phase Imbalance Adjust

Burst Store RAM

The Burst Store RAM is used to store transmit data. It consists of a bank of 32×16-bit registers. These registers are written to using the MSD Control Interface. The Burst Store RAM address is 0E0 to 0FFh. When the Intra-Frame Sequencer (IFS) bit [14] = 1, the Burst Store RAM contents are shifted out serially to the GMSK modulator. As long as bit [14] remains set to 1, data continues to be shifted out to the GMSK modulator. The data is shifted out starting with the word in the Burst Store RAM lowest address, with the most significant bit (MSB) first. The serial output rate is 270.83 kbps. The burst store RAM is compatible with GPRS multi-slot transmission requirements.

GMSK Modulator

The GMSK modulator performs the modulation of the Burst Store RAM serial data stream. During the TDMA transmit slot, the I and Q data are generated at a rate of 4.33 Msps, which is 16-times the input data rate. Each sample is a 10-bit word. The I and Q samples are the complex representation of the GMSK waveform.

I/Q DACs

I/Q DACs convert the GMSK modulator I and Q samples from digital samples to analog signals. The conversion rate is 4.33 Msps, the same as the GMSK Modulator output data rate.

I/Q Reconstruction Filters

I/Q reconstruction filters provide low pass filtering of the analog I and Q signals from the I/Q DACs. The output of the reconstruction filters are continuous time I and Q signals. The differential I and Q outputs are available at the following MSD pins:

- TX_I+/TX_I-
- TX_Q+/TX_Q-

I/Q DC Offset and Gain/Phase Imbalance Adjust

The MSD provides adjustments to minimize the DC offset and gain/phase imbalance between I and Q transmit channels. This adjustment may be used to compensate for offsets and imbalances introduced in the RF subsystem.

I/Q DC Offset Adjust. The Tx Offset Register is used to store the I/Q DC offset adjustment value. For both I and Q channels, the contents of this 16-bit register are added to the 10-bit samples from the modulator to generate the DC-compensated samples. If no DC compensation is required, the registers are loaded with 0s. Bits [15-8] contain the I channel DC offset adjustment value, and bits [7-0] contain the Q channel DC offset adjustment value. The Tx Offset Register is located at address 0x100h.

Gain/Phase Imbalance Adjust. Gain/phase mismatch between the RF Subsystem I and Q transmit channels are compensated for in the MSD using the Tx I/Q Control Register. Bits [5-1] contain the I/Q channel relative gain adjustment value. Bits [14-10] contain the I/Q phase adjustments. The Tx I/Q Control Register is located at address 0x101h.

Tx Power Control

The MSD generates a signal to control the output power level of the handset Power Amplifier (PA). The Tx Power Control circuitry in the MSD consists of the following blocks:

- Ramp Store
- Power Control DAC

Ramp Store Memory. The Ramp Store Memory is a bank of RAM consisting of 64×16-bit words. Ramp store addresses are from 0x80 to 0xBFh. The Control Port is used to write to the Ramp Store Memory. At the start of a transmit slot, the PA output power must be ramped up to the required transmit power level. At the end of the transmit slot, the PA output power must be ramped back down. The ramping profile is stored in the Ramp Store Memory.

Bit [2] and bit [11] of the IFS register enable the output from the Ramp Store Memory. When bit [2] and bit [11] are set to 1 for the first time, words 0-m in the Ramp Store Memory are sequentially sent out to generate the rising edge of the ramp profile. When bit [2] and bit [11] are set to 1 for the second time, words (m + 1) through n in the Ramp Store Memory are sequentially sent out to generate the falling edge of the ramp profile. The number of words (values of m and n) used to create the rising and falling edges depend on the duration of each state in the IFS.

Bits [15-6] of each word specify the power level for that state. Bits [4-0] specify the duration of the state, as a number of 2.167 MHz clock cycles. 2.167 MHz is eight times the system bit rate, 270.833 kbps. Bit [5] is reserved.

Power Control DAC. The Ramp Store outputs 10-bit data samples to the Power Control DAC. The Power Control DAC is a 10-bit DAC that converts the samples it receives from the Ramp Store into an analog signal that is output from the MSD. The signal is used to control the PA output power.

Timing Generation and Control

The Timing Generation and Control circuit consists of:

- 19.5 MHz crystal interface and clock generation
- Control Interface
- Intra-Frame Sequencer
- Synthesizer Sequencer

Timing Generation

The MSD provides an oscillator circuit that generates a reference signal from an external 19.5 MHz crystal. This reference is used to generate the following timing signals:

- Synthesizer reference clock for the RF subsystem
- System clock output for the baseband digital device
- All MSD internal circuitry timing signals

To minimize power dissipation, the oscillator circuit and the clock generation circuits can be turned off when the handset enters low power mode.

The clock generation circuit consists of the following blocks:

- Crystal oscillator circuit
- Synthesizer reference signal circuit
- System clock circuit

Crystal Oscillator Circuit. The crystal oscillator circuit features an internal oscillator function, which is used with an external crystal. The contents of two internal registers, the Oscillator Control Register (102, 103h), are used to tune the crystal oscillator frequency. The external components required are a 19.5 MHz crystal, and a bias resistor. The external output of the oscillator circuit is a 13 MHz reference signal. A circuit diagram for the internal and external components of the crystal oscillator circuit is shown in Figure 6.

Clock Startup

Clock startup timing is shown in Figure 7. On power up, the clock starts operating within 8 msec after VIO has reached 92 percent of its target value. Signals POR_IN and FLASH_RESET are released within 10-16 ms after power up. Once POR_IN is released, RESET_B signal is released in 60 µs.

CCXO

There are two digitally controlled capacitor banks at the input and output of XTAL oscillator that are controlled by the Capacitor Controlled Crystal Oscillator (CCXO). DAC Input bank is CLD1 and the output bank is CLD2, see Figure 8. Writing to the CCXO output control register controls CLD1 and CLD2. Bits [15-9] are used for coarse adjustment. CCXO input control register bits [15-9] are used for coarse adjustment, bits [8-0] are for fine adjustment. CCXO DAC is a combination of switches and capacitors that are turned ON/OFF depending on the digital input word. The switched capacitor network is connected at the output and input of the XTAL oscillator to change the frequency by switching capacitors.

Digital Clock Generator

Figure 9 shows the block diagram of the digital clock generator. The digital clock generator creates and buffers all clocks for the sub-blocks. In normal operation, the clock generator gets its main clock from the XTAL oscillator block. Clocks are generated for the following digital blocks:

- Receive block. The whole receive portion runs at 19.5 MHz. Therefore the XTAL clock gets directly fed through the clock generator. Additional buffering is provided.
- Transmit block. The transmit portion runs at 4.333 MHz. The clock-generator divides the XTAL clock by 4.5 and provides it to the transmit chain.
- Power Amplifier block. The analog section of the PA runs at half the XTAL frequency. The clock generator has a divide by 2- block, which provides the clock to the analog. The digital section of the PA runs at 4.875 MHz (another divide by 2-stage is added after the analog-divider section).
- Codec block. The XTAL clock of 19.5 MHz is directly provided to the CODEC, where it is internally divided down.
- Register + Stores. All the registers and stores get loaded based on a 2.166 MHz-clock. This clock is derived from the transmit clock, which runs at half of its frequency.

ADC Calibration. The ADC runs at 541.666 kHz, that is also derived from the transmit clock (divided by 8).




Figure 6. Crystal Oscillator Circuit Diagram




Figure 7. Clock Startup, Power Up, Power Down and Sleep Timing




Figure 8. CCX0 Adjustment




Figure 9. Digital Clock Generator

Synthesizer Reference Signal Circuit. The MSD produces a reference signal for use by the synthesizer device in the RF subsystem. A 13 MHz reference output is provided on SYN_REF (pin A8). Figure 10 shows the load circuit to be used with SYN_REF. The components may need to be adjusted for different PCB layouts.




Figure 10. SYN_REF Load Circuit

System Clock Circuit. The MSD generates a 3.9 MHz system clock output from the reference signal (SYS_CLK). The BP uses this system clock output for its internal timing references, when it receives a clock enable signal (CLK_EN) from the BP. The SYS_CLK uses pin A11.

Control Interface

The control interface is a four-wire serial interface, which allows the BP to control and configure the MSD. The interface is a high speed, synchronous, full duplex, serial communications link.

The control interface consists of the following signals:

- CTL_CLK. 3.9 MHz clock signal input to the MSD
- CTL_RATE. Control input signal used to indicate the start and end of a data transfer session between the BP and MSD
- CTL_DATA. Serial input data to the MSD
- RESP_DATA. Serial output data from the MSD

The BP is the bus master for the control interface and initiates all communication over the interface. The BP uses the control interface to perform the following functions:

- Send control information to configure MSD operation
- Send bursts of transmit data for modulation by the MSD
- Read contents of the MSD registers

Figure 11 shows the control interface-timing diagram for write and read operations.




Figure 11. Control Interface Read/Write Timing Diagram

Intra-Frame Sequencer

The Intra-Frame Sequencer (IFS) is a programmable state machine that generates timing and control signals for the RF subsystem and internal MSD circuits. The IFS consists of a 128-word RAM (each word is 16 bits wide) that is written to the control interface. The IFS RAM is located at MSD register addresses 0x00 to 0x7Fh.

There are 64 states in the IFS, with each state controlled by two words:

- Duration Word: defines the duration of the state.
- Assertions Word: defines the logic level of each of the control signals in the state.

The duration word for each state specifies the length of the state, as a number of 2.166 MHz clock cycles (1 cycle = 0.4625 μ s). This frequency is eight times the system bit rate (270.833 kbps). Bits [14:0] of the duration word specify the number of clock cycles in the state. The length of the state is calculated as follows:

$$(\text{Duration Word [14:0]} + 1) \times 0.4625 \mu\text{s}$$

Bit [15] is a reset bit. If this bit is set to 1, the state machine resets to its starting state on the next 2.166 MHz clock cycle after the specified duration of the current state has expired.

The assertions word for each state specifies the logic level of each of the control signals. There are a total of 16 control signals, some of which are output from the MSD, while others are only used internally.

Synthesizer Sequencer

The synthesizer sequencer (tune store) is a programmable state machine that can be configured using the control interface. Each sequencer state consists of two 16-bit words. The data can be used to program the RF subsystem frequency synthesizer device, or to configure RF transceiver device operation. The sequencer RAM is comprised of 32 \times 16-bit words. The sequencer RAM is located at MSD register addresses 0x0C0 to 0x0DFh.

Synthesizer sequencer operation is controlled by IFS signals. When IFS bit [2] is set to 0, the synthesizer sequencer is reset to its starting state. The sequencer remains in this state as long as bit [2] is set to 0.

If bit [2] is set to 1, that is, reset released, and bit [3] is set to 1, the synthesizer sequencer starts to send the first state of the sequencer over the synthesizer interface. Of the 32 bits stored in the first state, 24 bits are sent over the interface, and then the sequencer counts eight serial interface bit periods.

When the count expires, IFS bit [3] state is checked. If it is still set to 1, an additional 24 bits from the next synthesizer sequencer state are sent through the synthesizer interface. If bit [3] is set to 0, the sequencer waits until bit [3] is set to 1 again before proceeding to the next sequencer state.

For each synthesizer state, a 24-bit data sequence, that is, bits [31:8], is sent out on the synthesizer interface. This data may be a command for an RF frequency synthesizer device to set up the required frequency for a transmit, receive, or monitor slot. The data can also configure the various parameters of the RF

subsystem devices.

Synthesizer Interface

The synthesizer interface is a three-wire serial interface for communication between the MSD and RF subsystem. The interface is a high speed, synchronous, simplex serial communications link. The synthesizer sequencer provides the data that is sent out on the synthesizer interface. The three synthesizer interface signals are:

- **SYS_CLK.** 3.9 MHz output clock signal.
- **SYN_EN.** 135.4 kHz output framing signal. This signal remains low for 24 SYS_CLK periods if the MSB of the data word is set to 0.
- **SYN_DATA.** Serial output data. The bit rate is 4.3 MHz. Each data word sent over the interface is 24 bits long. Eight padding bits are appended to the data word to give a frame rate of 135.4 kHz.

Figure 12 shows the synthesizer interface-timing diagram.




Figure 12. Synthesizer Interface Timing Diagram

Voiceband Codec

The Voiceband Codec includes the following sections:

- Encoder
- Decoder
- Codec Interface

Encoder

The Encoder converts analog speech signals from the handset microphone into digital samples for processing. The digitized samples are sent to the BP over the Codec Interface.

The Encoder block is comprised of:

- Input Buffer/Programmable Gain Amplifier (PGA)
- Low Pass Filters
- $\Sigma-\Delta$ ADC
- Digital Filters

The Encoder has two inputs:

- MIC_I+/-
- LINE_I+/-

Only one input can be selected at a time. The inputs are time-multiplexed on the anti-aliasing front stage. Inputs MIC_I+/- and LINE_I+/- can be either single-ended or differential. The encoder analog section has a gain programmability from -4 dB to 40 dB in 1 dB increments, which is distributed between the Anti-Aliasing Filter (0xA AF) and the ADC. Bit gain settings are performed by register 0x105h.

Differential Input Mode. The microphone signal is AC-coupled into MIC_IN+ and MIC_IN- pins, which are DC self-biased. To bias the microphone, a low-noise $2.2\text{ V} \pm 50\text{ mV}$, MIC_BIAS voltage source is provided by the main reference of the MSD, see Figure 13..




Figure 13. Differential MIC

Single-ended Configuration. The microphone is connected to MIC_IN+; while MIC_IN- is connected to GND with a 100 nF capacitor, Figure 14. In this mode, the input stage provides a single-ended to differential conversion function.




Figure 14. Single-Ended MIC

In a similar way, LINE_I+ and LINE_I- pins are self-biased. In the single-ended configuration mode, the line input is fed through pin LINE_I+, when LINE_I- is connected to GND with a 100 nF capacitor.

The anti-aliasing low pass filter removes the unwanted frequency components from the input signal. The 3 dB cutoff frequency of each filter is typically 100 kHz. The $\Sigma\Delta$ ADC and internal digital filters convert the input analog signal to 16-bit digital samples at an 8.0 kHz rate. Register 0x105h is used to control encoder operation.

Decoder

The MSD Decoder receives digital samples over the Codec Interface, and converts the samples to an analog signal. This signal is output from the MSD on one of the two analog outputs. The output signal is used to drive an audio transducer such as the handset speaker.

The Decoder consists of the following devices:

- Digital Filter
- $\Sigma\Delta$ DAC
- Low Pass Filter
- Output Buffers

The digital filter in the decoder filters the digitized samples and generates a 1-bit serial data stream. The digital filter receives samples from the BP over the Codec serial interface. The input samples to the filter are 16-bit, two's complement words. The input sample rate is 8 kbps. The output of the digital sigma-delta modulator is a 1-bit serial data stream that is used as the input to DAC. The decoder low pass filter is a reconstruction filter that smoothes the output signal from the DAC.

The Decoder path has two output drivers:

- SPK+ / SPK-
- Driver LINE_O+/-

Both output drivers can operate simultaneously, and can drive a $32\ \Omega$ differential load with distortion better than -58 dB at 2.7 VPOWER supply. Each driver has one set of gain control bits that can be set independently. Driver gain is controlled by control-bits linegn[3:0] or Spkgs[3:0] in the decoder control register for line or speaker output respectively. Register 106h is used to control decoder operation.

Codec Interface


The Codec Interface is a four-wire serial interface that is designed to interface between the MSD and the Baseband Processor (BP). The interface is a high speed, synchronous, full duplex, serial communications link. The interface is connected to the MSD Voiceband Codec. The interface signals are as follows:

- CODEC_CLK. 4 MHz interface clock output.
- CODEC_RATE. 8 kHz framing signal output.
- ENCODER_DATA. Serial data output. The bit rate is the same as the CODEC_CLK rate, 4 Mbps. The word rate is the same as the CODEC_RATE signal, 8 kwps. Words are 16-bits wide.
- DECODER_DATA. Serial data input. The bit rate is the same as the CODEC_CLK rate (4 Mbps). The word rate is the same as the CODEC_RATE signal (8 kwps). Words are 16-bits wide.

During a voice call, the following occurs over the Codec interface:

1. Digitized audio samples are received from the BP over the Codec Interface. The Decoder converts digitized samples to an analog signal, which is used to drive the handset speaker or the Audio Line Out signal.
2. The Encoder converts the analog signal from the handset MIC_IN+/- or LINE_I+/- input into digital samples. The samples are sent from the MSD to the BP over the Codec Interface.

Figure 15 shows the MSD Codec Interface timing diagram.



MSD CIT

Figure 15. MSD Codec Interface Timing Diagram

Auxiliary ADC

The Auxiliary ADC is a general purpose 8-bit ADC that is used for monitoring external system signals, for example, handset battery voltage.

Each time the Auxiliary ADC is strobed, the 8-bit two's-complement result is placed in bits [15-8] of the RXST1 register. The ADC is strobed whenever bit [15] output from the IFS transitions from 0 to 1. The ADC is read by using the RXST1 (0x14Bh) register and ADC control register (0x120h).

Auxiliary ADC Registers. The Auxiliary ADC register, 0x14Bh, stores the ADC 8-bit output. The ADC value is reported by bit [15-8] ADC input 2 and bits [7-0] for ADC input 1. The control of ADC is provided in register (0x120h) in which gains before ADC is controlled by ADCGN bit [4-3] as 0, 12, 24 dB. ADC source selection is accomplished by using bit [9-5]. MIC_BIAS is controlled by bit [10], and ADC output type (signed and unsigned) can be selected using [bit 11].

Input to the ADC can be selected using the AUXADC Register (0x120h) by selecting ADC-select (9-5) 0x0000.

Temperature Sensor

The reference block includes a temperature sensor. It generates a current proportional to absolute temperature that is converted into a voltage. Table 3 lists the temperature sensor registers. Refer to register 0x11Bh. The temperature sensor reading is performed using the ADC.

Table 3. Temperature Sensor Registers

Signal Name	Function	Description
tsense_en	Temperature sensor enable	High: block enabled. Low: block disabled temp_sens_out=0 V
temp_sens_out	Temperature sensor output	Voltage range: [0.42 V; 2.26 V] Step: 16.6 mV/°C Tempmax: +80°C → 0.42 V Tempmin: -30°C → 2.26 V @ +25°C → 1.35 V

General Purpose Output (GPO)

The GPO block circuit allows any of the dynamic signals from the IFS Store, the two-band signals (Hiband and Loband), from the Tune Store, and the static register bit AuxAnt, to be routed to any of the 12 available GPOs. In addition, every signal has the capability to invert its output, by setting a register bit.

The circuit can be considered as a cross point switch with full programmability.

The single circuit for one GPO is divided in components:

- IFS Control
- Aux Antenna Control
- Band Control

The single outputs of these three blocks are ANDed together.

IFS Control

The IFS Control either multiplexes several IFS-signals together or routes one specific IFS signal to the output of this sub-block. The control bits of registers GPO0 to GPO11 allow programmability in accordance with GPO output bits[0-9]. The IFS control truth table is listed in Table 4.

Auxiliary Antenna Control

The Auxiliary Antenna Control portion allows routing (with or without inversion) the auxiliary antenna signal to the output of the sub-block. The control bits of registers GPO0 to GPO11 allow programmability of GPO output register bits [10-11]. The auxiliary output bits are listed in Table 5.

Band Control

The Band Control portion allows routing the two-band signals (Hiband and Loband) to the output of this sub-block. The control bits of the registers GPO0-GPO11 use GPO output register bits [12-14]. Band control output bits are listed in Table 6.

Inversion Control

The three outputs of the sub-blocks IFS-Control, AUX-control and BAND-control are ANDed together and fed to an inversion block, before it gets routed to the GPO pad using GPO output bit [15].

Table 4. IFS Control Truth Table

IFS [0]	Control [9:1]	IFS [0], IFS [13]	IFS-Output
0	V	X	Or of enabled terms
1	X	X	1

Table 5. Auxiliary Antenna Control Bits

AUX [10]	Axing [11]	MASEN [1]	AUX-Output
0	0	0	1
0	0	1	0
0	1	0	0
0	1	1	1
1	X	X	1

Table 6. Band Control Output

BAND [14]	Husband [13]	Lob and [12]	TUNE [0]	TUNE [1]	BAND-Output
0	0	0	X	X	1
0	0	1	X	0	0
0	0	1	X	1	1
0	1	0	0	X	0
0	1	0	1	X	1
0	1	1	0	0	0
0	1	1	1	X	1
0	1	1	X	1	1
1	0	0	0	X	0
1	0	0	X	0	0
1	0	0	1	1	1
1	0	1	X	0	0
1	0	1	0	1	1
1	0	1	1	1	0
1	1	0	0	X	0
1	1	0	1	0	1
1	1	0	1	1	0
1	1	1	0	0	0
1	1	1	0	1	1
1	1	1	1	0	1
1	1	1	1	1	1

Power Management

Power-Up Sequencing

Pulling the PWR_KEY_L, the ALARM, or the DTR line below Vilmax, or pulling the PWR_KEY_H line above Vihmin initiates power-up. Also, connecting an external power source for the charger (VCHARGE) initiates the normal power-up sequence. This applies power to the internal circuitry. VCORE and VIO rise and the power-up sequence commences. POR is forced low until VIO is above 92 percent of the steady-state value.

The POR circuit monitors the VIO regulator output voltage. When the output voltage of the VIO regulator drops eight percent of nominal value, the POR_OUT is forced low and the MSD shuts down. A falling edge on MSD_RESET also powers off the MSD.

Voltage Regulation

Electrical specifications for the voltage regulators are listed in the tables at the end of this Data Sheet.

Reference Voltage Generation

The reference block provides voltage and current references to the CX20524-12/CX20524-13. A bandgap generates a voltage of 1.2 V. The 1.2 V is also used to generate a reference current of 40 μ A through the 30 k Ω off-chip RBIAS resistor. This reference current is divided down and mirrored to provide current references to the different blocks. To ensure low noise density on the current source, a first order low-pass filter filters the bandgap voltage. Moreover, an additional filter formed by a 30 k Ω internal resistor and a 0.1 μ F external capacitor (on pin MIC_CAP) is used before the MIC_BIAS buffer to meet the noise specification for this reference. The settling time for the voltage references is less than 500 μ s with the exception of MIC_BIAS, which requires about 10 ms.

Regulators for Internal Use

The GSM Mixed Signal Device contains the Low Drop Out (LDO) Regulators necessary to support a multi-band GSM/GPRS handset. The internal regulators provide 2.825 V (typical) output voltage. The internal LDO's are not recommended for system use. Its main purpose is to provide a stable supply and isolation to different sections of the MSD.

There are five regulators that provide power to the MSD's internal blocks; VD1 and VD2 pins are used for digital blocks while the remaining three regulators are used for analog blocks.

The regulator generating the digital supplies is enabled at all times, while all analog regulators can be powered down using register 131h. The supply VD1 is used to provide power to the logic controlling the enable signals for analog regulators. VD1 is also used to provide power to the bandgap reference, which must be ON in case any of the analog regulators are active.

VAUX1, VAUX2, VAUX3, and VAUX4 are reserved for future use. However, they must be decoupled to ground with a 100 NF capacitor.

Each LDO requires a 100 NF external ceramic capacitor, to ensure stability of the regulator and provide low impedance at high frequency.

Regulators for External Use

All regulators that are required to support the Skyworks Pegasus chipset are contained in the MSD. There are six regulators for external use. The VCORE, VIO, and VSIM regulators are optimized for low ground current (50 μ A each). The regulators are controlled independently via the serial port or the three enable pins (EN_1, EN_2, and EN_3).

VCORE and VRTC Voltage Select Pins

The VCORE and VRTC output voltages are selectable using the VSEL0 and VSEL1 pins, Table 7. The pins are either tied to ground or left open. The inputs are internally pulled up to either BACKUP or VPOWER.

Table 7. VCORE and VRTC Voltage Select Pins

VSEL1	VSEL0	VCORE	VRTC
Ground	Ground	1.2	1.2
Ground	Open	1.7	1.7
Open	Ground	2.4	2.4
Open	Open	2.8	2.4

Bandgap and Regulator Adjustability

To maximize flexibility and minimize power consumption in active and standby modes, one of the voltage references (bandgap) can be adjusted via the register 0x0Ah that is accessible through the low speed asynchronous serial port. The system voltage regulator's output can be adjusted dynamically using VOCR, VRF, VTIC, and VUHF. Furthermore, the output voltage range of VCORE and VRTC are selectable using two dual function pins (VSEL0 and VSEL1). Possible voltage ranges are: 1.2 V, 1.7 V, 2.4 V and 2.8 V.

Figure 16 is an example of a voltage adjustment scenario. The first bandgap is tuned so all regulators are within $\pm 0.8\%$ of nominal values. After tuning the VCORE voltage, it can be increased up to +7.2% for a high speed DSP application. In addition it can be made -6.3% lower than nominal for sleep duration. During sleep, the bandgap can be reduced to a minimal value to provide -8.5% lower voltage. On wakeup, both bandgap and VCORE voltages can be returned to nominal values. Similar examples can be made for VRF, VUHF, and VTIC voltages. In changing the voltages based on the operating state of the handset, be aware of the physical limitations of each device, so that system does not hang up when voltages are changed.




Figure 16. Bandgap Tuning Example

Battery Back-up and RTC System

A low current pre-regulator receives input from VPOWER and regulates it down to 3.3 V.

The battery backup can be either a primary lithium cell or a super-capacitor. This component maintains a charge in the event that the main battery pack is removed and the Real Time Clock (RTC) circuit needs to keep time. A low voltage regulator takes the back-up component voltage and regulates it down to one of three possible voltages (1.2 V, 1.7 V, or 2.4 V). The V_{RTC} output voltage is selected by using the VSEL0 and VSEL1 pins.

Figure 17 shows the RTC battery diagram. Battery back-up and RTC electrical specifications are listed at the end of this document.

When the battery voltage ($V_{BATTERY}$) at ISN pin decays within ± 10 mV of the backup voltage (V_{BACKUP}) battery/capacitor ($V_{BATTERY} - V_{BACKUP}$ comparator hysteresis) the circuit enters into backup mode in which pre-regulator is turned off to prevent reverse discharge of the backup battery or capacitor. Once in this mode the RTC regulator operates exclusively from the backup voltage (battery/capacitor). When $V_{BATTERY}$ increases by 205 ± 60 mV above the V_{Backup} pre-regulator turns on and resumes powering the RTC regulator and also charging the back-up component (battery/capacitor).

Battery Charger

The control circuit, required for the battery charger, is located inside the CX20524-12/CX20524-13 MSD. The Host BP software is required to complete the charger function.

Fail-Safe Mode

Charger implementation is similar to a voltage regulator using an external pass transistor. After the DAC value is set, it enables current to flow and charge the battery. The fail-safe mode is achieved by utilizing a voltage feedback to offset the control signal to the external pass transistor gate driver circuit. As the battery voltage increases, the current decays.

Various tasks executed during the charging cycle are under the control of the software.

Refer to Skyworks document *Sample Battery Charging Application User Guide*, 101946, for detailed information about charging batteries.

Charging the Battery

A typical charging circuit for the CX20425-12 and CX20524-13 are shown in Figure 18 and Figure 19 respectively. An internal multiplexer controls the output to MUX_OUT. Inputs are BAT_PK_IN (battery pack resistor), Current Sense, VCHARGE, $V_{BATTERY}$, and DAC VOLTAGE. The output can be connected to AUXADC+ to measure different parameters.

The DAC controls the gate voltage for external Metal Oxide Semiconductor Field-Effect Transistor (MOSFET) that controls the Current/ Voltage output to $V_{BATTERY}$. The maximum current used for charging is limited by the package thermal characteristics.

A charging current profile is shown in Figure 20. Current in shaded area is not recommended for internal sense resistor during charging. For higher charging currents connect an external $0.10\ \Omega$ sense resistor between ISN and ISP in parallel with the internal R_{Sense} . This provides twice the charging current capacity compared to internal R_{Sense} .

Operating when the Battery is Dead or not Present

There are occasions when the battery pack has been discharged below the handset normal cutoff voltage. In those instances, the CX20524-12/CX20524-13 allows the system to be powered from VPOWER, instead of VBATTERY. Since the MSD is powered from VPOWER, most of the system operates normally, even if the battery pack is removed.

Also, the MSD is able to operate normally, even if the battery pack is not present. The software recognizes that the battery pack is not present by attempting to measure the battery pack resistor or battery voltage.

SIM Interface

In a GSM handset application, the handset interfaces to a SIM card, which contains subscriber-specific information. Depending on the SIM card, a supply voltage of 1.8 V or 2.8 V is required.

The CX20524-12 SIM interface is shown in Figure 21. The CX20524-13 SIM interface is shown in Figure 22.

The output voltage selector switch is controlled by bit [6] of the Power Management Control Register. When the handset powers up, the system controller must first determine whether the SIM card being used is a 1.8 V or 2.8 V card. The bit [6] default value is set for a 2.8 V output. The controller must write a "0" to bit [6] of the Power Management Control Register to select a 1.8 V output.




Figure 17. RTC Battery






Figure 19. CX20524-13 Battery Charging Circuitry






Figure 20. Maximum Charging Current for Different Battery Voltages



SI_12

Figure 21. CX20524-12 SIM Interface



SI_13

Figure 22. CX20524-13 SIM Interface



Low Speed Asynchronous Serial Port

Communication Interface

The SERIAL_DATA is a bi-directional line, connected to the positive supply voltage via a pull-up resistor. When the bus is free, both the SERIAL_DATA and SERIAL_CLOCK lines are HIGH. The output stages of devices connected to the bus must have an open-drain or open-collector in order to perform the wired-AND function. Data can be transferred at a rate up to 100 kbit/s. As defined in the specification, the levels of the logical '0' (LOW) and '1' (HIGH) are fixed. The data on the SERIAL_DATA line must be stable during the HIGH period of the SERIAL_CLOCK.

The HIGH or LOW state of the SERIAL_DATA line can only change when the clock signal on the SERIAL_CLOCK line is LOW as shown in Figure 23.


Within the communication procedure of the serial bus, unique situations arise which are defined as START and STOP conditions, Figure 24. A HIGH to LOW transition on the SERIAL_DATA line while SERIAL_CLOCK is HIGH is one such unique case. This situation indicates a START condition. A LOW to HIGH transition on the SERIAL_DATA line while SERIAL_CLOCK is HIGH defines a STOP condition. The master always generates START and STOP conditions. The bus is considered to be busy after the START condition.


**Figure 23. Serial Data and Clock Timing****Figure 24. Start and Stop Bits**

Serial data transfer on a low speed asynchronous serial bus is byte-oriented. The number of bytes that can be transmitted per transfer is unrestricted. Each byte has to be followed by an acknowledge bit. Data is transferred with the Most Significant Bit (MSB) first.


Data transfer with acknowledges is obligatory. The master generates the acknowledge-related clock pulse. The transmitter releases the SERIAL_DATA line (HIGH) during the acknowledge clock pulse. The receiver must pull down the SERIAL_DATA line during the acknowledge clock pulse so that it remains stable LOW during the HIGH period of this clock pulse. Usually, a receiver which has been addressed is obliged to generate acknowledge after each byte has been received. The master can then generate a STOP condition to abort the transfer.

Communication sessions between the BP (Master) and the MSD (Slave) are always initiated via the start condition followed by, the device address (limited to 7-bits plus one R/W bit), and the register address byte, Figure 25. In the single register access, the third byte does represent the data information written or read by the Master. In the sequential mode, the register address is the starting register, and then up to 16 bytes of data can be read or written from/to the MSD. Writing more than 16 bytes effectively over-writes the previous information. The address is 0x100100x, Figure 26.

**Figure 25. Data Word Construction**



Single Byte Write Operation



Single Byte Read Operation



Sequential or Block Write Operation



Sequential or Block Read Operation

R_WO

Figure 26. Sequential or Block Read/Write for Low Speed Asynchronous Serial Port

Watch Dog Timer

The watchdog timer circuit, Figure 27, initiates a system reset when there is no interaction between the MSD and BP. If the BP fails to load the burst store for two consecutive frames, where transmission should occur, the MSD generates a reset signal to the BP and the rest of the system. The MSP similarly generates a system reset if the BP has not accessed any MSD control registers for two consecutive cycles of an active intra-frame sequencer.

Setting bit (WDEN) bit [5] 0x13Fh register, MASEn enables the watchdog timer. For testing purposes and to allow the BP to force a reset, a system reset is generated with the Sys_Reset bit, bit [0]; 0x13Eh register (Master XO register). This condition forces a reset only if the watchdog timer is enabled.

Setting bit WDEN enables the watchdog. Once set, wd_clk starts. In Figure 27, wd_clk is running at 4.3 MHz. IFS is enabled by setting bits 15-14 (IFSEn), 0x13Fh register (MASEn). When the IFS duration and address count starts, the 1st data frame, the internal loop1 logic goes high. An access to the MSD control register resets the internal loop1 and loop2 signals and starts the watchdog time again. When both loop1 and loop2 logics are high, the internal wd_reset pulse is generated, causing RESET_B to go low for 60 μ sec. If IFSEn is enabled, and no action is taken, the watch dog reset starts in 112 μ sec. If IFSEn is enabled, the next instruction to IFS address 0x000h, bit [15], is set then the watch dog reset starts in 2 μ sec. Since IFS add count is relatively short, the IFS address count jumps back to the zero address in the first store.




Figure 27. Watch Dog Timing

Sleep Mode

Refer to Figure 7 for the following process flow:

If the BP determines that there are no processing requirements, it directs the MSD to go to sleep.

The BP stops the MSD and puts it into a safe state. Additionally, it informs the MSD what to do when a CLK_EN signal is taken low. There are three options for BP:

- Shut off the 3.9 MHz buffer but let the internal timing chain run from the 19.5 MHz oscillator
- Shut off the 3.9 MHz and the internal timing chain but keep the 19.5 MHz oscillator running
- Shut off the 3.9 MHz and the timing chain and the 19.5 MHz oscillator

The MSD retains this information and waits for the CLK_EN signal to go low, before shutting anything down.

The BP may write to the MSD Registers, at any time, to power down the analog regulators (including XTAL regulator). If internal regulators are not powered down, the analog and oscillator supplies stay on continuously no matter what the state of the CLK_EN signal. If they are powered down, it turns off the analog and oscillator supplies when CLK_EN goes low.

BP takes the CLK_EN and MSD_SLEEP signals low. When the CLK_EN signal goes low, it is sensed by the MSD. The MSD shuts off its sections, working backwards from the 3.9 MHz buffer. Optimally, the MSD puts itself into a safe state and then shuts off the 19.5 MHz oscillator.

The MSD also monitors the MSD_SLEEP signal. If this signal is low, it turns off VCore, VSIM, and VIO regulators.

The device is now in a minimum power Sleep State.

Waking Up from Sleep Mode

To wake up from sleep mode:

1. The MSD responds to the CLK_EN/MSD_SLEEP going high by immediately turning on regulators VCore, VIO and the internal analog regulators (if they had been turned off during the sleep period). These regulators must be turned on immediately without any delay.
2. The MSD responds to the CLK_EN going high by enabling the oscillator, the timing chain, and the 3.9 MHz output buffer. This ensures all sections start up properly. Any blocks not turned off should be stable and the MSD does not need to re-initialize them. Conversely, if the MSD has only shut down the 3.9 MHz buffer (timing chain and oscillator left enabled) then the 3.9 MHz clock outputs immediately.

The maximum sleep and OFF mode currents are listed in Table 8.

Table 8. Sleep and Off Modes

Mode	Max Current (μA)
Sleep Mode (VCore, VIO ON)	200
OFF Mode	45

Device and Register Addresses

The CX20524-12 and CX20524-13 address is 0x1001000.

Register Bank Description

This section describes the register table of the device, which can be programmed over the four-control interface and using two-wire serial interface.

Table 9 lists the 16-bit registers that are programmed using the four-wire control interface and grouped into the following:

- Store register (address 0x000h – 0x0FFh)
- Control register (address 0x100h – 0x13Fh)
- Monitor register (address 0x140h – 0x14Fh)

They are used to control the receiver, transmitter, transmit power, timing generation and control, synthesizer interface voiceband Codec, auxiliary ADC, and internal voltage regulators.

The store registers are represented in RAM cells. The following stores, which are able to generate dynamic signals, that is, slot enable controls, are inside the device:

- Intra-frame Sequencer Store
- Ramp Store
- Tune Store
- Burst Store

The control registers store static information, which control all the different analog and digital blocks. Most of them are system control bits. However, certain bits are only used for device level testing.

The monitor registers are read-only registers, which allow the baseband processor to read status bits from the device.

For a register description, refer to Table 11 through Table 43.

The power management registers are programmed using a two-wire serial bus, and are 8-bits in length. They are listed from address space 0x00h – 0x0Fh, refer to Table 10.

These registers are used to control the following:

- External voltage regulators
- Device power-up
- Power down
- Battery charge
- Monitor control
- SIM card interface control

For a description of these registers, refer to Table 44 through Table 55.

Table 9. 16 Bit Register Addresses

Address (Hex)	Name	Function	Read/Write	Default Value (Hex)
000-07F	Intra-Frame Sequencer	RAM for Intra-Frame Sequencer state machine	R/W	0000
080-0BF	Ramp Store	RAM for transmitter power ramping profile	R/W	
0C0-0DF	Synthesizer Sequencer	RAM for Synthesizer Sequencer state machine	R/W	
0E0	Burst Store RAM	RAM for storing one burst of data bits to be modulated	R/W	
100	Tx Offset	Adjusts I/Q transmit channel DC offset voltage	R/W	
101	TX I/Q Control	Adjusts I/Q transmit channel gain imbalance	R/W	
102	CCXOO	Crystal oscillator output coarse tune	R/W	
103	CCXOI	Crystal oscillator input coarse and fine tune	R/W	
104	Reserved	Reserved	R	
105	Encoder Control	Controls the voiceband encoder operation	R/W	
106	Decoder Control	Controls the voiceband decoder operation	R/W	
107	RXCTL	RX control register	R/W	
108	TXCTL	TX control register	R/W	
109-10D	Reserved	Reserved	R	
10E-119	GPO	GPO control registers	R/W	
11A	Reserved	Reserved	R	
11B	MSCCTL	Miscellaneous control register	R/W	
11C-11F	Reserved	Reserved	R	
120	ADC Control	ADC control registers	R/W	
121-125	Reserved	Reserved	R	
126-12C	Test	Codec, Rx, Tx, Test registers	R/W	
12D	RXPD	Receiver power down register	R/W	
12E	TXPD1	Transmit power down register 1	R/W	
12F	TXPD2	Transmit power down register 2	R/W	
130	Reserved	Reserved	R/W	
131	REGPD	Internal regulators control	R/W	
132-13D	Reserved	Reserved	R	
13E	MASXO	Master XO register	R/W	
13F	MASEn	Master enable register	R/W	
140-141	Reserved	Reserved	R	
142	GPO Mon	Monitors GPO status	R	
143-14A	Reserved	Reserved	R	
14B	RXST1	ADC value read register	R	
14C	Reserved	Reserved	R	
14D	RXST2	Receiver status register	R	
14E	Reserved	Reserved	R	

Table 10. 8-Bit Registers Addresses

Address (Hex)	Name	Function	Read/Write	Default Value (Hex)
00h	Reserved	Reserved	-	00
01h	VRF tuning & Control	Tuning and control for VRF regulator	R/W	FB
02h	Override control	Override pin control and register	R/W	80
03h	PM Control	Power management control register	R/W	CE
04h	LDO VRF	Enable control for VRF	R/W	01
05h	LDO VTIC	Enable control for VTIC	R/W	02
06h	LDO VUHF	Enable control for VUHF	R/W	01
07h	Reserved	Reserved	-	FF
08h	Power up Status	Power up status register	R	00 to 0F
09h	VTIC tuning & Control	Tuning and control for VTIC register	R/W	FB
0Ah	Bandgap Tuning	Bandgap tuning register	R/W	07
0Bh	VUHF tuning & Control	Tuning and control for VUHF register	R/W	FB
0Ch	MUX Control	Mux out control register	R/W	02
0Dh	DAC Value	DAC value input register for VGATE	R/W	00
0Eh	Reserved	Reserved	-	00
0Fh	Reserved	Reserved	-	00

Table 11 .IFS: Intra Frame Sequencer Store, Register 1

Address (Hex)	Bit Name	Bit	Description (Default = 0000h)	Default Value
000h, 002h-07Fh	DUR	[14:0]	Number of 2 MHz-clock cycles for next odd IFS-register-address	0...0
	RESET	[15]	Reset state sequence: jumps back to address zero	0

Table 12. IFS: Intra Frame Sequencer Store, Register 2

Address (Hex)	Bit Name	Bit	Description (Default = 0000h)	Default Value
001h, 002h-07Fh	F_Rate	[0]	Provide frame timing and wakeup call to DSP	0
	Reserved	[1]	Reserved	0
	SubSeqEn	[2]	Enable Ramp & Tune sequencers	0
	Tune	[3]	Invoke Tuning Sequence	0
	Reserved	[4:5]	Reserved	00
	RxEn1	[6]	Enable (power) external Rx chain	0
	IRxEN	[7]	Internal Rx Enable	0
	Tx_Rx	[8]	Select Aux synthesizer center frequency for Tx Vs. Rx 0 = Rx is selected 1 = Tx is selected	0
	RxSlot	[9]	Identify Rx Vs. Monitor slot	0
	AntEn	[10]	Enable selected antenna via RxEn0 or TxEn0	0
	Ramp	[11]	Invoke Ramp sequence	0
	TxEn2	[12]	Enable power for PAC	0
	TxEn1	[13]	Control of external Tx Enable	0
	ItxEn	[14]	Internal Tx Enable	0
	CalStrobe	[15]	Leading edge strobes calibration ADC	0

Table 13. Ramp Store Register

Address (Hex)	Bit Name	Bit	Description (Default = 0000h)	Default Value
080h-0BFh	DUR	[4:0]	Number of 2 MHz-clock cycles for duration of PAC output-value	0...0
	Reserved	[5]	Reserved	0
	VAL	[15:6]	Ramp store output value	0...0

Table 14. TUNE: Tune Store, for Synthesizer Register 1

Address (Hex)	Bit Name	Bit	Description (Default = 0000h)	Default Value
0C0h, 0C2-0DFh	SynCmd	[14:0]	MSB's of Synthesizer Commands	0...0
	RxPgaGn	[9:8]	Gain Control of Rx PGA3 00 = 0 dB 01 = 6 dB 10 = 12 dB 11 = 12 dB	0...0
	RxLpfGn	[11:10]	Gain Control of Rx Low pass filter 00 = 0 dB 01 = 6 dB 10 = 12 dB 11 = N/A	0...0
	RxGain0	[12]	Gain Control for external PGA in RF-Rx-path	0
	RxGain1	[13]	Gain Control for PGA1 in RF-Rx-path 0 = low gain: -9 dB 1 = high gain: 24 dB	0
	RxGain2	[14]	Gain Control for PGA2 in RF-Rx-path 0 = low gain: 0 dB 1 = high gain: 12 dB	0
	SynthSel	[15]	Chooses between Syn0Rate and Syn1Rate 0 = Activates Syn0Rate (Internal synthesizer mode) 1 = Activates Syn1Rate (External synthesizer mode)	0

Table 15. Band Select Register

Address (Hex)	Bit Name	Bit	Description (Default = 0000h)	Default Value
0C1h, 0C2-0DFh	BandSel	[1:0]	Selects between different bands 00 = leave HighBand and LowBand unchanged 01 = clear HighBand and set LowBand 10 = set HighBand and clear LowBand 11 = set both for MidBand	0...0
	LoadGain	[2]	Control for setting gain-bits [14:8] in first tune word 0 = leave unchanged 1 = load new value	0
	LoadIS	[3]	Control for setting IS-bits [5:4] in second tune word 0 = leave unchanged 1 = load new value	0
	RxIS	[4]	Switches I and Q-channel for Rx 0 = normal mode 1 = I and Q-channel are switched	0
	TxIS	[5]	Switches I and Q-channel for Tx 0 = normal mode 1 = I and Q-channel are switched	0
	SynCmd	[15:8]	LSBs of Synthesizer Commands (Bit 7:0)	0...0

Table 16. BURST: Burst Store

Address (Hex)	Bit Name	Bit	Description (Default = 0000h)	Default Value
0E0h-0FFh	DAT	[15:0]	Tx data value	0000h

Table 17. TXOFF: Tx Offset Register

Address (Hex)	Bit Name	Bit	Description (Default = 0000h)	Default Value
100h	TXQOff	[7:0]	Specify the DC offset compensation for Tx Q channel	00h
	TXIOff	[15:8]	Specify the DC offset compensation for Tx I channel	00h

Table 18. TXIQ: Tx I/Q Control Register

Address (Hex)	Bit Name	Bit	Description (Default = 0000h)	Default Value
101h	TxIQ	[5:1]	Tx I/Q gain balance adjustment	0...0
			Code I/Q - 1 Code I/Q - 1	
			10000 -7.5% 00000 0.5%	
			10001 -7.0% 00001 1.0%	
			10010 -6.5% 00010 1.5%	
			10011 -6.0% 	
		 01101 7.0%	
			11110 -0.5% 01110 7.5%	
			11111 0% 01111 0%	
	TxCmSel	[6]	Common mode select of Tx path 0 = disable 1 = enable	0
	TxCtfAm	[7]	Amplitude control of Continuous Time Filter 0 = 0.8 Volt differential peak to peak 1 = 1 Volt differential peak to peak	0
	PhIQ	[10:14]	Specify the value for TxIq-Phase shift in 2's complement.	0...0
	PhCByP	[15]	Bypass of phase correction circuit 0 = normal mode 1 = bypass mode	0

Table 19. CCX00: CCX0 Output Control Register

Address (Hex)	Bit Name	Bit	Description (Default = 0000h)	Default Value
102h	CoarseO	[15:9]	Coarse adjustment for CCX0 Output	00h

Table 20. CCX0I: CCX0 Input Control Register

Address (Hex)	Bit Name	Bit	Description (Default = 0000h)	Default Value
103h	Finsel	[8:0]	Fine adjustment for CCX0 Input	00h
	CoarseI	[15:9]	Coarse adjustment for CCX0 Input	00h

Table 21. ENC: Encoder Register

Address (Hex)	Bit Name	Bit	Description (Default = 0000h)	Default Value
105h	MicEn	[0]	Enable control of Microphone 0 = disable 1 = enable (Over rule LinelEn)	0
	LinelEn	[1]	Enable control of Input Line 0 = disable 1 = enable	0
	MicGn	[5:2]	Gain control of Mic path (AAF + ADC) 0000 = 0dB 0001 = 3 dB 0010 = 6 dB 0011 = 9 dB 0100 = 12 dB 0101 = 15 dB 0110 = 18 dB 0111 = 21 dB 1000 = 24 dB 1001 = 27 dB 1010 = 30 dB 1011 = 33 dB 1100 = 36 dB 1101 = 39 dB 1110 = 40 dB 1111 = Not defined	0...0
	LinelGn	[9:6]	Gain control of encoder line path (AAF + ADC) 0000 = 0dB (Gain mapping is the same as MicGn) 0001 = 3 dB 0010 = 6 dB 0011 = 9 dB 0100 = 12 dB 0101 = 15 dB 0110 = 18 dB 0111 = 21 dB 1000 = 24 dB 1001 = 27 dB 1010 = 30 dB 1011 = 33 dB 1100 = 36 dB 1101 = 39 dB 1110 = 40 dB 1111 = Not defined	0...0

Table 22. DEC: Decoder Register

Address (Hex)	Bit Name	Bit	Description (Default = 0000h)	Default Value
106h	LineOSel	[1:0]	Line select 00 = normal operation 01 = normal operation 10 = route Line input to Line output 11 = route Mic input to Line output	0...0
	SpkSel	[3:2]	Speaker select 00 = normal operation 01 = route Mic input to speaker output 10 = route Line input to speaker output 11 = Speaker output equals 0 (Vc on each side)	0...0
	LineOGn	[5:4]	Gain of Line Output 00 = Line output equals zero (Vc on each side) 01 = 4 dB gain 10 = -2 dB gain 11 = -8 dB gain	0...0
	SpkOGn	[7:6]	Gain of Speaker Output 00 = Speaker output equals zero (VC on each side) 01 = 4 dB gain 10 = -2 dB gain 11 = -8 dB gain	0...0
	LineOEn	[8]	Enable control of Line Output 0 = disable 1 = enable	0
	SpkOEn	[9]	Enable control of Speaker Output 0 = disable 1 = enable	0

Table 23. RXCTL: Rx Control Register

Address (Hex)	Bit Name	Bit	Description	Default Value
107h	RxPga1GC	[2:0]	Gain Control for PGA1, in addition to nominal gain of Tune [13] 000 = 15 dB 001 = 16 dB 010 = 17 dB 011 = 18 dB 100 = 19 dB 101 = not defined 110 = not defined 111 = not defined	0...0
	RxPga2GC	[4:3]	Gain Control for PGA2, in addition to nominal gain of Tune [14] 00 = 12 dB gain 01 = 13 dB gain 10 = 14 dB gain 11 = 15 dB gain	0...0
	IFLpbk	[5]	Loopback of Tx modulator output to Rx PGA input 0 = normal mode 1 = loop back mode	0
	RxCibr	[6]	Control for Rx calibration (increase bandwidth of Rx low pass filter) 0 = normal mode 1 = calibration mode	0
	BypFIR	[8]	Bypass control of Rx FIR 0 = Normal operation 1 = Bypass	0
	RxAna	[11:9]	Mux select for analog receive path 000 = RF (→ normal mode) 001 = Test (→ Rx Continuous Time Filter selects test input, which is also the Rx baseband input for cameleon mode) 010 = TX (→ Transmit Loopback: TxI to RxI & TxQ to RxQ) 011 = Reserved 100 = Gnd (→ Analog Ground, vc)	0...0

Table 24. TXCTL: Tx Control Register

Address (Hex)	Bit Name	Bit	Description (Default = 0000h)	Default Value
108h	Reserved	[13:0]	Reserved	0...0
	TxInhbtDis	[15:14]	Control TxInhibit signal of watchdog 00 = Reserved 01 = disable tx_inhibit from ticloop-lock-detect-watchdog 10 = disable tx_inhibit from burststore-watchdog 11 = disable tx_inhibit completely	0...0

Table 25. GPO: General Purpose Output Registers, GPO0 to GPO11

Address (Hex)	Bit Name	Bit	Description (Default = 0000h)	Default Value
10Eh - 119h	IFS	[0]	Enables general IFS to GPO	0
	TWBx	[1]	Enables Synthesizer bits to GPO Synclk to GPO0, GPO4, GPO8 Synclk to GPO1, GPO5, GPO9 Syn0rate to GPO2, GPO6 Syn1rate to GPO3, GPO7	0
	TxEn1	[2]	Enables TxEn1 (IFS [13]) to GPO	0
	TxEn2	[3]	Enables TxEn2 (IFS [12]) to GPO	0
	AntEn	[4]	Enables AntEn (IFS [10]) to GPO	0
	TxRx	[5]	Enables TxRx (IFS [8]) to GPO	0
	RxEn1	[6]	Enables RxEn1 (IFS [6]) to GPO	0
	RxEn2	[7]	Enables RxEn2 (IFS [5]) to GPO	0
	SynEn	[8]	Enables SynEn (IFS [4]) to GPO	0
	SynFast	[9]	Enables SynFast (IFS [1]) to GPO	0
	AUX	[10]	Enables general AUX to GPO	0
	AuxAnt	[11]	Enables AuxAnt (MASEN [1]) to GPO	0
	LoBand	[12]	Enables LoBand (TUNE [1]) to GPO	0
	HiBand	[13]	Enables HiBand (TUNE [0]) to GPO	0
	BAND	[14]	Enables general BAND to GPO	0
	INVGPO	[15]	Inverts GPO output	0

Note. Address x10E - x119: GPO0 - GPO11 Each register for each GPOx has the same configuration.

Table 26. MSCCTL: Miscellaneous Control Register

Address (Hex)	Bit Name	Bit	Description (Default = 0000h)	Default Value
11Bh	SlowSlew	[1:0]	Slew rate control of slow output pads (FRAMERATE, SYS_CLK, RESP_DATA, ENCODER_DATA, CODEC_RATE, CODEC_CLK, RESET_B) 00 = 3 ns @ 20 pF 01 = 5 ns @ 20 pF 10 = 9 ns @ 20 pF 11 = triple-state	0...0
	FastSlew	[3:2]	Slew rate control of fast output pads (RX_DATA, RX_RATE, RX_CLK) 00 = 3 ns @ 20 pF 01 = 5 ns @ 20 pF 10 = 9 ns @ 20 pF 11 = triple-state	0...0
	TSense	[4]	Control for Temperature Sensor 0 = disable 1 = enable	0
	SynrefSlew	[6:5]	Slew rate control of fast output pads 00 = 3 ns @ 20 pF 01 = 5 ns @ 20 pF 10 = 9 ns @ 20 pF 11 = triple-state	0...0

Table 27. ADC Control: Auxiliary ADC Register

Address (Hex)	Bit Name	Bit	Description (Default = 0000h)	Default Value
120h	Reserved	[0]	Reserved	0
	Reserved	[1]	Reserved	0
	Reserved	[2]	Reserved	0
	ADCGn	[4:3]	Gain for ADC measurement 00 = 0 dB 01 = 12 dB 10 = 24 dB 11 = not defined	0...0
	ADCSel	[9:5]	MSD calibration selection for ADC measurement XX000 = AUXADC+, AUXADC- XX001 = Reserved XX010 = Reserved XX011 = Reserved XX100 = Reserved 00101 = MIC_BIAS selection: Temp sensor and Vc 01101 = Reserved 10101 = Reserved 11101 = MIC_BIAS selection: Temp sensor and Vc 00110 = Reserved 01110 = Reserved 10110 = Reserved 11110 = Reserved XX111 = Gnd	0...0
	MIC_BIAS	[10]	Control of MIC_BIAS 0 = disabled 1 = enabled	0
	CALAdcOff	[11]	Control offset to ADC output in calibration mode 0 = unsigned 1 = signed	0
	Reserved	[15:12]	Reserved	0...0

Table 28. CDCTST1: Codec Test Register 1

Address (Hex)	Bit Name	Bit	Description (Default = 0000h)	Default Value
126h	BypDiv	[0]	Codec clock divider bypass. 0 = codec runs at 4MHz, divided down from 19.5 MHz (normal operation) 1 = divider is bypassed and codec runs at 19.5 MHz	0
	slowclkb	[1]	Codec analog clock control. 0 = codec analog is running at 1 MHz (normal operation) 1 = codec analog is running at 2 MHz	0
	enclk	[2]	Codec master clock enable. 0 = codec clocks are only enabled if needed 1 = codec clocks are forced on	0
	Clr_rxinteg	[3]	Encoder integrator clear. 0 = normal operation 1 = clear	0
	Clr_txinteg	[4]	Decoder integrator clear. 0 = normal operation 1 = clear	0
	ADCCtrl	[6:5]	00 = encoder path disabled 01 = LPF and HPF disable, SINC enabled 10 = HPF disabled, LPF and SINC enabled 11 = encoder fully powered	0...0
	LdAC2ADC	[7]	Digital loop back control. 0 = digital loop back disabled (normal operation) 1 = loop decoder DAC output into encoder SINC	0
	TxGn	[9:8]	Decoder path SINC gain selection. 00 = 0 dB 01 = +6 dB 10 = +12 dB 11 = -6 dB	0...0
	SeIDACClk	[10]	Decoder DAC and analog clock selection. 0 = clock is 19.5 MHz / 16 (normal operation) 1 = clock is same as encoder clock, 1MHz	0
	TxICtrl	[11]	Decoder path filter control. 0 = normal operation 1 = bypass all filters and feed data directly into the DAC	0
	DACCtrl	[13:12]	00 = decoder powered down 01 = reserved 10 = IIR disabled, SINC enabled 11 = decoder fully functional	0...0
	Clr_cdc	[14]	Codec software reset. 0 = normal operation 1 = completely reset codec (same as applying POR)	0
	IFloop	[15]	Serial interface loop. 0 = normal operation 1 = serial interface loop (shift in, shift out)	0

Table 29. CDCTST2: Codec Test Register 2

Address (Hex)	Bit Name	Bit	Description (Default = 0000h)	Default Value
127h	OSR	[5:0]	Codec over sampling ratio selection. 0: preselects over sampling ratio to 250 (default) 1 to 127: actual over sampling ratio is calculated according to following equation. $\text{actualOSR} = (\text{OSR} + 64) * 2$. The clocks follow the relationship: Interface strobe = codec clock / (2 * actualOSR) $8 \text{ kHz} = 4 \text{ MHz} / (2 * 250)$	0...0
	TopMx	[9:8]	Top mux control. 00 = output encoder data to encdata pin (normal operation) 01 = output internal 16 kHz kick on encdata pin 10 = feed through output of CkGenMx 11 = feed through output of DACMx	0
	CkGenMx	[11:10]	Clock generator mux control. (to route its output to encdata, TopMx is set to 10) 00 = disable mux (output 0) 01 = observe clkcodec 10 = observe dacclk4 11 = observe clr_b	0...0
	CkMx	[13:11]	Codec clock mux control (to route its output to encdata, TopMx is set to 01) 00 = disable mux (output 0) 01 = observe txclk 10 = observe dacclk 11 = observe adcclk	0...0
	DACMx	[15:14]	Multiplexer control (to route its output to encdata, TopMx is set to 11) 00 = disable mux (output 0) 01 = Bypass digital filters, (route ADC 1-bit output to encdata) 10 = Route DAC 1-bit output to encdata 11 = feed through output of CkMx	0...0

Table 30. CDCTST3: Codec Test Register 3

Address (Hex)	Bit Name	Bit	Description (Default = 0000h)	Default Value
128h	TstADC	[0]	Test control of ADC 0 = normal mode 1 = test mode: ADC takes line_inp/line_inm as input	0
	TstSCF	[1]	Test control of Switch Capacitor Filter 0 = normal mode 1 = test mode: SCF output is connected to test_iop/test_iom	0
	TstSpk	[2]	Test control of Speaker 0 = normal mode 1 = test mode: Drive Speaker Driver from line_inp/line_inm	0
	TstLine	[3]	Test control of Line 0 = normal mode 1 = test mode: Drive Line Driver from line_inp/line_inm	0
	TstDig	[4]	Test control of digital blocks 0 = normal mode 1 = test mode: Feed digital decimation filter directly from line_inp	0
	ADCSEL	[8]	Select control of ADC 0 = Normal operation 1 = Mute ADC	0
	SCFSEL	[9]	Select control of Switch Capacitor Filter 0 = Normal input for SCF 1 = Loop back ADC 1 bit to SCF	0
	DitherSEL	[12]	Select control of dither 0 = Dither on 1 = Dither off	0
	Mic_rxf_s	[13]	Select control of Mic mode 0 = Set Mic input to differential mode 1 = Set Mic input to single ended mode	0
	Line_rxf_s	[14]	Select control of Line mode 0 = Set Line input to differential mode 1 = Set Line input to single ended mode	0
	LpLnSpk	[15]	Control of line speaker 0 = Normal input for AAF 1 = Loop back Line or Speaker out	0

Table 31. CDCTST4: Codec Test Register 4

Address (Hex)	Bit Name	Bit	Description (Default = 0000h)	Default Value
129h	PdbRefs	[0]	Power down control of references 0 = power down 1 = power up	0
	PdbADC	[1]	Power down control of ADC 0 = power down 1 = power up	0
	PdbAAF	[2]	Power down control of Anti Aliasing Filter 0 = power down 1 = power up	0
	PdbSCF	[3]	Power down control of Switch Capacitor Filter 0 = power down 1 = power up	0

Table 32. RXTST: Receive Test Register

Address (Hex)	Bit Name	Bit	Description (Default = 0000h)	Default Value
12Ah	OffstEn	[0]	Control for offset canceling in Rx path 0 = disabled 1 = enabled	0
	TstRxDsm	[1]	Control test mode for Delta Sigma 0 = normal mode 1 = test mode	0
	TstPga3	[2]	Control test mode for PGA3 0 = normal mode 1 = test mode	0
	RxCkByP	[12]	Test mode control for digital Rx pattern test, which generates the symbol clock in the digital domain 0 = normal mode 1 = test mode	0
	RxShortEn	[13]	Control for shorting the two Rx inputs on the RF side 0 = normal mode (not shorted) 1 = test mode inputs shorted	0
	ISEL	[14]	Swap I and Q channels when doing Tx loopback 0 = normal mode 1 = swapped mode	0
	TstRxLp	[15]	Loopback of Codec Tx-path to regular Rx-FIR 0 = disabled 1 = enabled	0

Table 33. TXTST: Transmit Test Register

Address (Hex)	Bit Name	Bit	Description (Default = 0000h)	Default Value
12Bh	TstTxCtf	[2:0]	Test selection for continuous time filter 000 = Rx: Normal mode / Tx: Normal mode 001 = Rx: Normal mode / Tx: CTF test mode 010 = Rx: loopback PGA output to Tx / Tx: Rx-Loop back 011 = Rx: loopback Rx low pass filter to Tx / Tx: Rx-Loop back 100 = Rx: loopback mixer output to Tx / Tx: Rx-Loop back 101 = not defined 110 = not defined 111 = not defined	0...0
	Reserved	[3:14]	Reserved	00h
	Aux	[15]	Test AuxADCOutput (Route MonADC to GPOs) 0 = normal mode 1 = test mode	0

Table 34. MSCTST: Miscellaneous Test Register

Address (Hex)	Bit Name	Bit	Description (Default = 0000h)	Default Value
12Ch	BypSynth	[0]	Switch for Synth_en bypass 0 = disable 1 = enable	0
	ADC2GPO	[1]	Control bit, which routes AuxADC output to GPOs 0 = test mode disabled 1 = test mode enabled (AuxADC is routed to GPOs)	0
	Reserved	[2:15]	Reserved	00h

Table 35. RXPd: Receive Power Down Register

Address (Hex)	Bit Name	Bit	Description (Default = 0000h)	Default Value
12Dh	RxDigPd	[0]	Powerdown Control of digital receive circuit 0 = power up 1 = power down	0
	RxAdclPd	[1]	Powerdown Control of receive ADC I-path 0 = power up 1 = power down	0
	RxAdcQPd	[2]	Powerdown Control of receive ADC Q-path 0 = power up 1 = power down	0
	RxPga3lPd	[3]	Powerdown Control of receive PGA3 I-path 0 = power up 1 = power down	0
	RxPga3QPd	[4]	Powerdown Control of receive PGA3 Q-path 0 = power up 1 = power down	0
	RxLpflPd	[5]	Powerdown Control of receive low pass filter I-path 0 = power up 1 = power down	0
	RxLpfQPd	[6]	Powerdown Control of receive low pass filter Q-path 0 = power up 1 = power down	0
	RxPga2lPd	[7]	Powerdown Control of receive PGA2 I-path 0 = power up 1 = power down	0
	RxPga2QPd	[8]	Powerdown Control of receive PGA3 Q-path 0 = power up 1 = power down	0
	RxMixPd	[10:9]	Powerdown Control of receive mixer path 0 = power up 1 = power down	0...0
	RxDivPd	[11]	Powerdown Control of receive divider 0 = power up 1 = power down	0
	RxCmfbPd	[12]	Powerdown Control of receive common mode feedback 0 = power up 1 = power down	0
	RxPga1Pd	[13]	Powerdown Control of PGA1 0 = power up 1 = power down	0
	RxBiasPd	[14]	Powerdown Control of Bias 0 = power up 1 = power down	0

Table 36. TXPD1: Transmit Power Down Register 1

Address (Hex).	Bit Name	Bit	Description (Default = 0000h)	Default Value
12Eh	TxDigPd	[0]	Powerdown Control of digital transmit circuit 0 = power up 1 = power down	0
	PacDigPd	[1]	Powerdown Control of digital circuit of Power Amplifier 0 = power up 1 = power down	0
	TxDacIPd	[2]	Powerdown Control of transmit DAC I-path 0 = power up 1 = power down	0
	TxDacQPd	[3]	Powerdown Control of transmit DAC Q-path 0 = power up 1 = power down	0
	TxScfIPd	[4]	Powerdown Control of transmit switch capacitor filter I-path 0 = power up 1 = power down	0
	TxScfQPd	[5]	Powerdown Control of transmit switch capacitor filter Q-path 0 = power up 1 = power down	0
	TxCtfIPd	[6]	Powerdown Control of transmit continuous time filter I-path 0 = power up 1 = power down	0
	TxCtfQPd	[7]	Powerdown Control of transmit continuous time filter Q-path 1 = power down	0
	Reserved	[9:15]	Reserved	00h

Table 37. TXPD2: Transmit Power Down Register 2

Address (Hex)	Bit Name	Bit	Description (Default = 0000h)	Default Value
12Fh	TxIQModPd	[0]	Powerdown Control of transmit IQ modulator 0 = power up 1 = power down	0
	TxBiasPd	[1]	Powerdown Control of transmit bias circuit 0 = power up 1 = power down	0
	TxDivPd	[2]	Powerdown Control of transmit divider circuit 0 = power up 1 = power down	0
	Reserved	[3:15]	Reserved	00h

Table 38. REGPD: Regulator Power Down Register

Address (Hex)	Bit Name	Bit	Description (Default = 0000h)	Default Value
131h	VCODEC	[0]	Powerdown Control of analog Codec VDD 0 = power up 1 = power down	0
	VA1	[1]	Powerdown Control of analog VA1 0 = power up 1 = power down	0
	VAUX3	[2]	Powerdown Control of analog VAUX3 0 = power up 1 = power down	0
	VAUX1	[3]	Powerdown Control of analog VAUX1 0 = power up 1 = power down	0
	VAUX4	[4]	Powerdown Control of analog VAUX4 0 = power up 1 = power down	0
	Reserved	[5]	Set to zero at all times.	0
	VA2	[6]	Powerdown Control of analog VA2 0 = power up 1 = power down	0
	VAUX2	[7]	Powerdown Control of analog VAUX2 0 = power up 1 = power down	0
	VXTAL	[8]	Powerdown Control of analog VXTAL 0 = power up 1 = power down	0

Table 39. MASXO: Master XO Register

Address (Hex)	Bit Name	Bit	Description (Default = 0000h)	Default Value
13Eh	SysReset	[0]	Trigger watchdog to reset system (if watchdog enabled)	0
	Reserved	[1]	Reserved	0
	Reserved	[2]	Reserved	0
	Reserved	[3]	Reserved	0
	XtlACtrl	[4]	Switch of amplitude control loop 0 = enabled 1 = disabled	0
	TstCap9	[5]	Control of test mode for fine cap array 0 = disabled 1 = enabled	0
	TstCap	[6]	Control for cap-array test block 0 = powered down 1 = powered up Enable test mode, which routes following signals to GPOs: cap_clk to GPO0, cap_1bit to GPO1 0 = normal mode 1 = test mode	0
	TstRange	[7]	Control for extended capacitor test range 0 = normal range 1 = extended range	0
	CapTestIO	[8]	Switch of test mode for coarse cap array 0 = enable output cap array 1 = enable input cap array	0
	Reserved	[9]	Reserved	0
	Reserved	[10]	Reserved	0
	Xtl_amp	[11]	Amplitude control 0 = peak equals to 1.00 V 1 = peak equals to 1.15 V	0

Table 40. MASEn: Master Enable Register

Address (Hex)	Bit Name	Bit	Description (Default = 0000h)	Default Value
13Fh	MtxEn	[0]	Master Tx Enable	0
	AuxAnt	[1]	Select Auxiliary Antenna Port	0
	Reserved	[2]	Reserved	0
	Reserved	[3]	Reserved	0
	SynthEn	[4]	Enable Synthesizer	0
	WDEn	[5]	Enable Watch Dog	0
	CalEn	[6]	Enable Calibration ADC Function	0
	TxPwrEn	[7]	Enable Tx power control DAC (overrides auto-enable)	0
	MonRxEn	[8]	Monitor Burst Enable (Inhibit Rx functions except Rx serial I/O to BP during monitor slot if this bit is cleared)	0
	AuxDacEn	[9]	Enable Auxiliary Control DACs	0
	NormRxEn	[10]	Receive Burst Enable (Inhibit Rx functions except Rx serial I/O to BP during receive slot if this bit is cleared)	0
	MicRef	[11]	Enable MIC bias of CODEC	0
	EncodEn	[12]	Enable Encoder Function (if Encoder-En and Decoder-En are both zero, the CODEC clocks stop)	0
	DecodEn	[13]	Enable Decoder Function (if Encoder-En and Decoder-En are both zero, the CODEC clocks stop)	0
	IFSEn	[15:14]	Enable Intra-Frame Sequencer 00 = Disable IFS and reset IFS output register and address 01 = Inhibit IFS operation 10 = N/A 11 = IFS fully operational	0

Table 41. GPOSt: GPO Status Register 1

Address (Hex)	Bit Name	Bit	Description	Default Value
142h	GpoMon	[11:0]	Monitor Value of GPOs <i>Note. Not strobed</i>	
<i>Note. Status bits do not have default values.</i>				

Table 42. RXST1: Receive Status Register 1

Address (Hex)	Bit Name	Bit	Description	Default Value
14Bh	Adc1Mon	[7:0]	1st strobed value of monitor ADC (calstrobe for CAL, Watchdog) <i>Note. Strobed with clk_cal (540 kHz) and cal_strobe</i>	
	Adc2Mon	[15:8]	2nd strobed value of monitor ADC (calstrobe for PAC, Watchdog) <i>Note. Strobed with clk_cal (540 kHz) and cal_strobe</i>	
<i>Note. Status bits do not have default values.</i>				

Table 43. RXST2: Receive Status Register 2

Address (Hex)	Bit Name	Bit	Description	Default Value
14Dh	SatP	[0]	Positive saturation detected in CODEC	
	SatN	[1]	Negative saturation detected in CODEC	
<i>Note. Status bits do not have default values.</i>				

Table 44. VRF Output Voltage Tuning

Address (Hex)	Bit Name	Bit	Description (Default = FBh)	Default Value																																																																																																					
01h	Reserved	[7]	Reserved	1																																																																																																					
	Overload	[6]	Overload protection 1 = Enabled 0 = Disabled	1																																																																																																					
	Reserved	[5:4]	Reserved	1																																																																																																					
	VRF Tune	[3:0]	VRF voltage tuning	1011																																																																																																					
			<table><tr><th>Hex Value</th><th>[3]</th><th>[2]</th><th>[1]</th><th>[0]</th><th>VRF</th></tr><tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>2.25V</td></tr><tr><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>2.30V</td></tr><tr><td>2</td><td>0</td><td>0</td><td>1</td><td>0</td><td>2.35V</td></tr><tr><td>3</td><td>0</td><td>0</td><td>1</td><td>1</td><td>2.40V</td></tr><tr><td>4</td><td>0</td><td>1</td><td>0</td><td>0</td><td>2.45V</td></tr><tr><td>5</td><td>0</td><td>1</td><td>0</td><td>1</td><td>2.50V</td></tr><tr><td>6</td><td>0</td><td>1</td><td>1</td><td>0</td><td>2.55V</td></tr><tr><td>7</td><td>0</td><td>1</td><td>1</td><td>1</td><td>2.60V</td></tr><tr><td>8</td><td>1</td><td>0</td><td>0</td><td>0</td><td>2.65V</td></tr><tr><td>9</td><td>1</td><td>0</td><td>0</td><td>1</td><td>2.70V</td></tr><tr><td>A</td><td>1</td><td>0</td><td>1</td><td>0</td><td>2.75V</td></tr><tr><td>B</td><td>1</td><td>0</td><td>1</td><td>1</td><td>2.80V</td></tr><tr><td>C</td><td>1</td><td>1</td><td>0</td><td>0</td><td>2.85V</td></tr><tr><td>D</td><td>1</td><td>1</td><td>0</td><td>1</td><td>2.90V</td></tr><tr><td>E</td><td>1</td><td>1</td><td>1</td><td>0</td><td>2.95V</td></tr><tr><td>F</td><td>1</td><td>1</td><td>1</td><td>1</td><td>3.00V</td></tr></table>	Hex Value	[3]	[2]	[1]	[0]	VRF	0	0	0	0	0	2.25V	1	0	0	0	1	2.30V	2	0	0	1	0	2.35V	3	0	0	1	1	2.40V	4	0	1	0	0	2.45V	5	0	1	0	1	2.50V	6	0	1	1	0	2.55V	7	0	1	1	1	2.60V	8	1	0	0	0	2.65V	9	1	0	0	1	2.70V	A	1	0	1	0	2.75V	B	1	0	1	1	2.80V	C	1	1	0	0	2.85V	D	1	1	0	1	2.90V	E	1	1	1	0	2.95V	F	1	1	1	1	3.00V
Hex Value	[3]	[2]	[1]	[0]	VRF																																																																																																				
0	0	0	0	0	2.25V																																																																																																				
1	0	0	0	1	2.30V																																																																																																				
2	0	0	1	0	2.35V																																																																																																				
3	0	0	1	1	2.40V																																																																																																				
4	0	1	0	0	2.45V																																																																																																				
5	0	1	0	1	2.50V																																																																																																				
6	0	1	1	0	2.55V																																																																																																				
7	0	1	1	1	2.60V																																																																																																				
8	1	0	0	0	2.65V																																																																																																				
9	1	0	0	1	2.70V																																																																																																				
A	1	0	1	0	2.75V																																																																																																				
B	1	0	1	1	2.80V																																																																																																				
C	1	1	0	0	2.85V																																																																																																				
D	1	1	0	1	2.90V																																																																																																				
E	1	1	1	0	2.95V																																																																																																				
F	1	1	1	1	3.00V																																																																																																				

Table 45. Override Control Registers

Address (Hex)	Bit Name	Bit	Description (Default = 80h)	Default Value															
02h	Reset value	[7:6]	Power down reset value selection <table><tr><th>[7]</th><th>[6]</th><th>Power down Reset value</th></tr><tr><td>0</td><td>0</td><td>Disabled</td></tr><tr><td>0</td><td>1</td><td>-4%</td></tr><tr><td>1</td><td>0</td><td>-8%</td></tr><tr><td>1</td><td>1</td><td>-12%</td></tr></table>	[7]	[6]	Power down Reset value	0	0	Disabled	0	1	-4%	1	0	-8%	1	1	-12%	1000
	[7]	[6]	Power down Reset value																
	0	0	Disabled																
	0	1	-4%																
	1	0	-8%																
	1	1	-12%																
	VRF control	[5]	VRF control 0 = pin 1 = register value	0															
VRF	[4]	VRF value 0 = off 1 = on	0																
VTIC control	[3]	VTIC control 0 = pin 1 = register value	0																
VTIC	[2]	VTIC value 0 = off 1 = on	0																
VUHF control	[1]	VUHF control 0 = pin 1 = register value	0																
	VUHF	[0]	VUHF value 0 = off 1 = on	0															

Table 46. Power Management Control Register

Address (Hex)	Bit Name	Bit	Description (Default = CEh)	Default Value									
03Eh	Reserved	[7]	Reserved	1									
	SIM voltage	[6]	SIM voltage selection 0 = 1.8 V 1 = 2.8 V	1									
	Reserved	[5]	Reserved	0									
	VCORE voltage	[4:1]	VCORE voltage selection										0111
			HEX Value	[4]	[3]	[2]	[1]	%	VCORE@1.2V	VCORE@1.7V	VCORE@2.4V	VCORE@2.8V	
			0	0	0	0	0	-6.3%	1.1249	1.5929	2.2488	2.6236	
			1	0	0	0	1	-5.4%	1.1357	1.6082	2.2704	2.6488	
			2	0	0	1	0	-4.5%	1.1464	1.6235	2.2920	2.6740	
			3	0	0	1	1	-3.6%	1.1571	1.6388	2.3136	2.6992	
			4	0	1	0	0	-2.7%	1.1679	1.6541	2.3352	2.7244	
5			0	1	0	1	-1.8%	1.1786	1.6694	2.3568	2.7496		
6	0	1	1	0	-0.9%	1.1893	1.6847	2.3784	2.7748				
7	0	1	1	1	0	1.2000	1.7000	2.4000	2.8000				
8	1	0	0	0	+0.9%	1.2101	1.7153	2.4216	2.8252				
9	1	0	0	1	+1.8%	1.2214	1.7306	2.4432	2.8504				
A	1	0	1	0	+2.7%	1.2321	1.7459	2.4648	2.8756				
B	1	0	1	1	+3.6%	1.2428	1.7612	2.4864	2.9008				
C	1	1	0	0	+4.5%	1.2535	1.7765	2.5080	2.9260				
D	1	1	0	1	+5.4%	1.2648	1.7918	2.5296	2.9512				
E	1	1	1	0	+6.3%	1.2749	1.8071	2.5512	2.9764				
F	1	1	1	1	+7.2%	1.2857	1.8224	2.5728	3.0016				
Phone	[0]	Phone on/off 0 = off 1 = on (Required to keep the system on.)										0	

Table 47. Low-Drop-Out VRF Control Register

Address (Hex)	Bit Name	Bit	Description (Default = 01h)	Default Value																																																											
04h	Polarity control	[7:5]	Polarity control	000																																																											
			<table><tr><td>[7]</td><td>[6]</td><td>[5]</td><td colspan="3">A/B/C Values</td></tr><tr><td>0</td><td>0</td><td>0</td><td>EN_1</td><td>EN_2</td><td>EN_3</td></tr><tr><td>0</td><td>0</td><td>1</td><td>EN_1</td><td>EN_2</td><td>/EN_3</td></tr><tr><td>0</td><td>1</td><td>0</td><td>EN_1</td><td>/EN_2</td><td>EN_3</td></tr><tr><td>0</td><td>1</td><td>1</td><td>EN_1</td><td>/EN_2</td><td>/EN_3</td></tr><tr><td>1</td><td>0</td><td>0</td><td>/EN_1</td><td>EN_2</td><td>EN_3</td></tr><tr><td>1</td><td>0</td><td>1</td><td>/EN_1</td><td>EN_2</td><td>/EN_3</td></tr><tr><td>1</td><td>1</td><td>0</td><td>/EN_1</td><td>/EN_2</td><td>EN_3</td></tr><tr><td>1</td><td>1</td><td>1</td><td>/EN_1</td><td>/EN_2</td><td>/EN_3</td></tr></table>		[7]	[6]	[5]	A/B/C Values			0	0	0	EN_1	EN_2	EN_3	0	0	1	EN_1	EN_2	/EN_3	0	1	0	EN_1	/EN_2	EN_3	0	1	1	EN_1	/EN_2	/EN_3	1	0	0	/EN_1	EN_2	EN_3	1	0	1	/EN_1	EN_2	/EN_3	1	1	0	/EN_1	/EN_2	EN_3	1	1	1	/EN_1	/EN_2	/EN_3					
			[7]		[6]	[5]	A/B/C Values																																																								
			0		0	0	EN_1	EN_2	EN_3																																																						
			0		0	1	EN_1	EN_2	/EN_3																																																						
			0		1	0	EN_1	/EN_2	EN_3																																																						
			0		1	1	EN_1	/EN_2	/EN_3																																																						
			1		0	0	/EN_1	EN_2	EN_3																																																						
			1		0	1	/EN_1	EN_2	/EN_3																																																						
			1		1	0	/EN_1	/EN_2	EN_3																																																						
	1	1	1	/EN_1	/EN_2	/EN_3																																																									
	/Bold indicates inverted polarity																																																														
RTCS_CS	[4:0]	Real time control combination selection (EN_1, EN_2, EN_3)	00001																																																												
		<table><tr><td>[4]</td><td>[3]</td><td>[2]</td><td>[1]</td><td>[0]</td><td>Result</td></tr><tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>EN_1</td></tr><tr><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>EN_2</td></tr><tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>EN_3</td></tr><tr><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>EN_1 x EN_2</td></tr><tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>EN_1 x EN_3</td></tr><tr><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>EN_2 x EN_3</td></tr><tr><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>EN_1+ EN_2</td></tr><tr><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>EN_1+ EN_3</td></tr><tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>EN_2+ EN_3</td></tr></table>		[4]	[3]	[2]	[1]	[0]	Result	0	0	0	0	0	EN_1	0	0	0	0	1	EN_2	0	0	0	1	0	EN_3	0	0	0	1	1	EN_1 x EN_2	0	0	1	0	0	EN_1 x EN_3	0	0	1	0	1	EN_2 x EN_3	0	0	1	1	0	EN_1+ EN_2	0	0	1	1	1	EN_1+ EN_3	0	1	0	0	0	EN_2+ EN_3
		[4]		[3]	[2]	[1]	[0]	Result																																																							
		0		0	0	0	0	EN_1																																																							
		0		0	0	0	1	EN_2																																																							
		0		0	0	1	0	EN_3																																																							
		0		0	0	1	1	EN_1 x EN_2																																																							
		0		0	1	0	0	EN_1 x EN_3																																																							
		0		0	1	0	1	EN_2 x EN_3																																																							
		0		0	1	1	0	EN_1+ EN_2																																																							
0	0	1	1	1	EN_1+ EN_3																																																										
0	1	0	0	0	EN_2+ EN_3																																																										

Table 48. Low-Drop-Out VTIC Control Register

Address (Hex)	Bit Name	Bit	Description (Default = 02h)	Default Value																																																											
05h	Polarity control	[7:5]	Polarity control	0																																																											
			<table><tr><th>[7]</th><th>[6]</th><th>[5]</th><th colspan="3">A/B/C Values</th></tr><tr><td>0</td><td>0</td><td>0</td><td>EN_1</td><td>EN_2</td><td>EN_3</td></tr><tr><td>0</td><td>0</td><td>1</td><td>EN_1</td><td>EN_2</td><td>/EN_3</td></tr><tr><td>0</td><td>1</td><td>0</td><td>EN_1</td><td>/EN_2</td><td>EN_3</td></tr><tr><td>0</td><td>1</td><td>1</td><td>EN_1</td><td>/EN_2</td><td>/EN_3</td></tr><tr><td>1</td><td>0</td><td>0</td><td>/EN_1</td><td>EN_2</td><td>EN_3</td></tr><tr><td>1</td><td>0</td><td>1</td><td>/EN_1</td><td>EN_2</td><td>/EN_3</td></tr><tr><td>1</td><td>1</td><td>0</td><td>/EN_1</td><td>/EN_2</td><td>EN_3</td></tr><tr><td>1</td><td>1</td><td>1</td><td>/EN_1</td><td>/EN_2</td><td>/EN_3</td></tr></table>		[7]	[6]	[5]	A/B/C Values			0	0	0	EN_1	EN_2	EN_3	0	0	1	EN_1	EN_2	/EN_3	0	1	0	EN_1	/EN_2	EN_3	0	1	1	EN_1	/EN_2	/EN_3	1	0	0	/EN_1	EN_2	EN_3	1	0	1	/EN_1	EN_2	/EN_3	1	1	0	/EN_1	/EN_2	EN_3	1	1	1	/EN_1	/EN_2	/EN_3					
			[7]		[6]	[5]	A/B/C Values																																																								
			0		0	0	EN_1	EN_2	EN_3																																																						
			0		0	1	EN_1	EN_2	/EN_3																																																						
			0		1	0	EN_1	/EN_2	EN_3																																																						
			0		1	1	EN_1	/EN_2	/EN_3																																																						
			1		0	0	/EN_1	EN_2	EN_3																																																						
			1		0	1	/EN_1	EN_2	/EN_3																																																						
			1		1	0	/EN_1	/EN_2	EN_3																																																						
1	1	1	/EN_1	/EN_2	/EN_3																																																										
/Bold indicates inverted polarity																																																															
RTCS_CS	[4:0]	Real time control combination selection (EN_1, EN_2, EN_3)	0001																																																												
		<table><tr><th>[4]</th><th>[3]</th><th>[2]</th><th>[1]</th><th>[0]</th><th>Result</th></tr><tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>EN_1</td></tr><tr><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>EN_2</td></tr><tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>EN_3</td></tr><tr><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>EN_1 x EN_2</td></tr><tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>EN_1 x EN_3</td></tr><tr><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>EN_2 x EN_3</td></tr><tr><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>EN_1+ EN_2</td></tr><tr><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>EN_1+ EN_3</td></tr><tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>EN_2+ EN_3</td></tr></table>		[4]	[3]	[2]	[1]	[0]	Result	0	0	0	0	0	EN_1	0	0	0	0	1	EN_2	0	0	0	1	0	EN_3	0	0	0	1	1	EN_1 x EN_2	0	0	1	0	0	EN_1 x EN_3	0	0	1	0	1	EN_2 x EN_3	0	0	1	1	0	EN_1+ EN_2	0	0	1	1	1	EN_1+ EN_3	0	1	0	0	0	EN_2+ EN_3
		[4]		[3]	[2]	[1]	[0]	Result																																																							
		0		0	0	0	0	EN_1																																																							
		0		0	0	0	1	EN_2																																																							
		0		0	0	1	0	EN_3																																																							
		0		0	0	1	1	EN_1 x EN_2																																																							
		0		0	1	0	0	EN_1 x EN_3																																																							
		0		0	1	0	1	EN_2 x EN_3																																																							
		0		0	1	1	0	EN_1+ EN_2																																																							
0	0	1	1	1	EN_1+ EN_3																																																										
0	1	0	0	0	EN_2+ EN_3																																																										

Table 49. Low-Drop-Out VUHF Control Register

Address (Hex)	Bit Name	Bit	Description (Default = 01h)	Default Value					
06h	Polarity control	[7:5]	Polarity control	0					
			[7]		[6]	[5]	A/B/C Values		
			0		0	0	EN_1	EN_2	EN_3
			0		0	1	EN_1	EN_2	/EN_3
			0		1	0	EN_1	/EN_2	EN_3
			0		1	1	EN_1	/EN_2	/EN_3
			1		0	0	/EN_1	EN_2	EN_3
			1		0	1	/EN_1	EN_2	/EN_3
			1		1	0	/EN_1	/EN_2	EN_3
			1		1	1	/EN_1	/EN_2	/EN_3
			/Bold indicates inverted polarity						
RTCS_CS	[4:0]	Real time control combination selection (EN_1, EN_2, EN_3)	0001						
		[4]		[3]	[2]	[1]	[0]	Result	
		0		0	0	0	0	EN_1	
		0		0	0	0	1	EN_2	
		0		0	0	1	0	EN_3	
		0		0	0	1	1	EN_1 x EN_2	
		0		0	1	0	0	EN_1 x EN_3	
		0		0	1	0	1	EN_2 x EN_3	
		0		0	1	1	0	EN_1+ EN_2	
		0		0	1	1	1	EN_1+ EN_3	
		0		1	0	0	0	EN_2+ EN_3	

Table 50. Power-up Status Register

Address (Hex)	Bit Name	Bit	Description	Default Value
08h	Reserved	[7:4]	Reserved	
	PWR_KEY_H	[3]	Power up source = PWR_KEY_H 0 = not asserted 1 = asserted	
	DTR	[2]	Power up source = DTR 0 = not asserted 1 = asserted	
	ALARM	[1]	Power up source = ALARM 0 = not asserted 1 = asserted	
	PWR_KEY_L	[0]	Power up source = PWR_KEY_L 0 = not asserted 1 = asserted	

Note. Status bits do not have default values.

Table 51. VTIC Voltage Tuning and Control

Address (Hex)	Bit Name	Bit	Description (Default = FBh)						Default Value
09h	Reserved	[7]	Reserved						1
	Overload	[6]	Overload protection 1 = Enabled 0 = Disabled						1
	Reserved	[5:4]	Reserved						11
	VTIC Tune	[3:0]	VTIC voltage tuning						1011
			Hex Value	[3]	[2]	[1]	[0]	VRF	
			0	0	0	0	0	2.25V	
			1	0	0	0	1	2.30V	
			2	0	0	1	0	2.35V	
			3	0	0	1	1	2.40V	
			4	0	1	0	0	2.45V	
			5	0	1	0	1	2.50V	
			6	0	1	1	0	2.55V	
			7	0	1	1	1	2.60V	
			8	1	0	0	0	2.65V	
9	1	0	0	1	2.70V				
A	1	0	1	0	2.75V				
B	1	0	1	1	2.80V				
C	1	1	0	0	2.85V				
D	1	1	0	1	2.90V				
E	1	1	1	0	2.95V				
F	1	1	1	1	3.00V				

Table 52. VTIC Voltage Tuning and Control

Address (Hex)	Bit Name	Bit	Description (Default = FBh)	Default Value					
09h	Reserved	[7]	Reserved	1					
	Overload	[6]	Overload protection 1 = Enabled 0 = Disabled	1					
	Reserved	[5:4]	Reserved	11					
	VTIC Tune	[3:0]	VTIC voltage tuning			1011			
			Hex Value	[3]	[2]		[1]	[0]	VRF
			0	0	0		0	0	2.25V
			1	0	0		0	1	2.30V
			2	0	0		1	0	2.35V
			3	0	0		1	1	2.40V
			4	0	1		0	0	2.45V
			5	0	1		0	1	2.50V
			6	0	1		1	0	2.55V
			7	0	1		1	1	2.60V
			8	1	0		0	0	2.65V
			9	1	0		0	1	2.70V
			A	1	0		1	0	2.75V
B	1	0	1	1	2.80V				
C	1	1	0	0	2.85V				
D	1	1	0	1	2.90V				
E	1	1	1	0	2.95V				
F	1	1	1	1	3.00V				

Table 53. VUHF Voltage Tuning and Control

Address (Hex)	Bit Name	Bit	Description (Default = FBh)						Default Value
0Bh	Reserved	[7]	Reserved						1
	Overload	[6]	Overload protection 1 = Enabled 0 = Disabled						1
	Reserved	[5:4]	Reserved						11
	VUHF Tune	[3:0]	VUHF voltage tuning						1011
			Hex Value	[3]	[2]	[1]	[0]	VRF	
		0	0	0	0	0	2.25 V		
		1	0	0	0	1	2.30 V		
		2	0	0	1	0	2.35 V		
		3	0	0	1	1	2.40 V		
		4	0	1	0	0	2.45 V		
		5	0	1	0	1	2.50 V		
		6	0	1	1	0	2.55 V		
		7	0	1	1	1	2.60 V		
		8	1	0	0	0	2.65 V		
		9	1	0	0	1	2.70 V		
		A	1	0	1	0	2.75 V		
		B	1	0	1	1	2.80 V		
		C	1	1	0	0	2.85 V		
		D	1	1	0	1	2.90 V		
		E	1	1	1	0	2.95 V		
		F	1	1	1	1	3.00 V		

Table 54. MUX Control Register

Address (Hex)	Bit Name	Bit	Description (Default = 02h)	Default Value																																			
0Ch	Reserved	[7:6]	Reserved	0																																			
	CurrAmp GAIN	[5]	Current sense amplifier gain 0 - 20V / V, 1 - 10V / V,	0																																			
	Reserved	[4:3]	Reserved	0																																			
	Mux control	[2:0]	Selects which analog voltage is present on MUX_OUT pin <table><tr><td>[2]</td><td>[1]</td><td>[0]</td><td>Selected</td></tr><tr><td>0</td><td>0</td><td>0</td><td>All OFF</td></tr><tr><td>0</td><td>0</td><td>1</td><td>Current Sense</td></tr><tr><td>0</td><td>1</td><td>0</td><td>BAT_PK_IN</td></tr><tr><td>0</td><td>1</td><td>1</td><td>DAC Voltage</td></tr><tr><td>1</td><td>0</td><td>0</td><td>VCHARGE</td></tr><tr><td>1</td><td>0</td><td>1</td><td>VBATTERY</td></tr><tr><td>1</td><td>1</td><td>0</td><td>VCORE</td></tr><tr><td>1</td><td>1</td><td>1</td><td>VIO</td></tr></table>	[2]	[1]	[0]	Selected	0	0	0	All OFF	0	0	1	Current Sense	0	1	0	BAT_PK_IN	0	1	1	DAC Voltage	1	0	0	VCHARGE	1	0	1	VBATTERY	1	1	0	VCORE	1	1	1	VIO
[2]	[1]	[0]	Selected																																				
0	0	0	All OFF																																				
0	0	1	Current Sense																																				
0	1	0	BAT_PK_IN																																				
0	1	1	DAC Voltage																																				
1	0	0	VCHARGE																																				
1	0	1	VBATTERY																																				
1	1	0	VCORE																																				
1	1	1	VIO																																				

Table 55. VGATE DAC Value Register

Address (Hex)	Bit Name	Bit	Description (Default = 00h)	Default Value
0Dh	VGATE DAC value	[7:0]	By writing a DAC value register, enables the user to change voltage on VGATE pin to control external MOSFET for charging the battery.	00h

Device Performance and Electrical and Mechanical Specifications

Table 56 lists the tables and figures that show the CX20524-12/CX20524-13 performance, electrical, and mechanical specifications.

Table 56. Performance, Electrical, and Mechanical Specifications

Figure/Table	Title
Table 57	Transmit I/Q Performance Characteristics
Table 58	Transmit IF Performance Characteristics
Table 59	Receiver Performance Characteristics
Table 60	Receive Gain Settings (Input/Output)
Table 61	Receiver Frequency Selectivity
Table 62	MIC_IN/LINE_IN Performance Characteristics
Table 63	SPK_OUT/LINE_OUT Performance Characteristics
Table 64	Voltage, Current, and Temperature Absolute Maximum Ratings
Table 65	Voltage and Temperature Recommended Operating Limits
Table 66	Analog Signals Electrical Characteristics
Table 67	8-Bit Internal DAC for Charger Control
Table 68	Current Sense Amplifier
Table 69	Internally Pulled-Up Signals Electrical Characteristics
Table 70	Digital Signals Electrical Characteristics
Table 71	SIM Interface Electrical Specifications
Table 72	19.5 MHz Crystal Specifications
Table 73	System Voltage Regulator Electrical Specifications
Table 74	Reference Voltages
Table 75	Sleep Mode Active Functions
Figure 28	160-Pin FPBGA Package Dimensions
Figure 32	180-Pin FPBGA Package Dimensions

ESD Sensitivity

Caution: The CX20524-12/CX20524-13 is an Electrostatic Discharge (ESD) static-sensitive electronic device. The human body and test equipment can build electrostatic charges that discharge without detection. Do not operate or store CX20524-12/CX20524-13 devices near strong electrostatic fields. Permanent damage may occur. Take proper ESD precautions.

Table 57. Transmit I/Q Performance Characteristics

Description	Performance	Units
At Tx I and Q Outputs		
Output Amplitude (driving high impedance or open circuit)	1 ± 0.05	V _{pp} diff
Output capacitive Load driving capability	20 45	pF diff
Output Resistive Load driving capability	20	k Ω diff
Output common mode	1.35 ± 0.05	V
Power supply rejection ratio	> 40	dB
Frequency for given PSRR	DC to > 1	MHz
Frequency for unity PSRR	> 10	MHz
Output impedance	$2 \pm 20\%$	k Ω diff
Output impedance imbalance	< 3	%
DC offset - Unadjusted	± 10	mV
Adjustment range	> ± 80	mV
Step size	< 1	mV
Gain Balance - Unadjusted	< 1	%
Adjustment range	> ± 10	%
Step size	< 0.5	%
Quadrature error - Unadjusted	0.5	°
Adjustment range *	> ± 5	%
Step size	< 0.5	%
Total Harmonic Distortion	-60	dBc
Isolation between I and Q	> 60	dB
I versus Q frequency response match	Within 0 to 400	kHz
Relative Gain error (Gerr)	< 0.5	%
Ga -Gr /Gb	0.5 to 2.0	
Weighted Phase error (Perr)	0.25	°
Output Spectrum		
Frequency Range Bandwidth		
15 kHz 30 kHz	0	dB
100 kHz 30 kHz	-6 to -12	dB
200 kHz 30 kHz	< -36	dB
250 kHz 30 kHz	< -40	dB
400 kHz 30 kHz	< -70	dB
600 kHz to 1.8 MHz 30 kHz	< -80	dB
1.8 MHz to 3.0 MHz 100 kHz	< -90	dB
3.0 MHz to 6.0 MHz 100 kHz	< -78	dB
Above 6.0 MHz 100 kHz	< -90	dB
Maximum Output Noise		
Frequency Range Bandwidth		
0 to 200 kHz 30 kHz	-53	dBv
200 to 400 kHz 30 kHz	-53 to -71	dBv
400 to 600 kHz 30 kHz	-71 to -81	dBv
600 to 1800 kHz 30 kHz	-81 to -82	dBv
Above 1800 kHz 100 kHz	-82	dBv
Phase error in a Tx burst - peak	1	°
- RMS	0.5	°

Table 58. Transmit IF Performance Characteristics

Description		Performance	Units
At Tx IF output			
IF frequency		400	MHz
Output Amplitude (driving high impedance or open circuit)			dBVp diff
Output capacitive Load driving capability		45	pF diff
Output Resistive Load driving capability		20	K Ω diff
Output impedance			Ω diff fF
Output impedance imbalance		< 3	%
Carrier Feedthrough			
Unadjusted		< -37	dBc
Adjusted		< 50	dBc
Negative sideband suppression			
Unadjusted		> 28	dB
Adjusted		> 46	dB
Harmonic Distortion with ± 67 kHz tone from modulator		< -60 @ 2x < -55 @ 3x < -70 @ higher	DBc dBc dBc
Total signal around 3x carrier			
Without Tx IF filter		< -10	dBc
After Tx IF filter		< -60	dBc
Output Spectrum			
Frequency offset	Bandwidth		
0 kHz	30 kHz	0	dB
100 kHz	30 kHz	-6 to -12	dB
200 kHz	30 kHz	< -36	dB
250 kHz	30 kHz	< -40	dB
400 kHz	30 kHz	< -70	dB
600 kHz to 1.8 MHz	30 kHz	< -80	dB
1.8 MHz to 3.0 MHz	100 kHz	< -90	dB
3.0 MHz to 6.0 MHz	100 kHz	< -78	dB
Above 6.0 MHz	100 kHz	< -90	dB
Maximum Output Noise			
Frequency Offset	Bandwidth		
0 to 200 kHz	30 kHz	-53	dBv
200 to 400 kHz	30 kHz	-53 to -71	dBv
400 to 600 kHz	30 kHz	-71 to -81	dBv
600 to 1800 kHz	30 kHz	-81 to -82	dBv
Above 1800 kHz	100 kHz	-82	dBv
Phase error in a Tx burst - peak		3	°
- RMS		1.0	°

Table 59. Receiver Performance Characteristics

Parameter	Performance	Unit
Input Impedance		
Resistive	10	K Ω
Capacitive	<1	pF
Input Common Mode Range	1.35	V
Common Mode Rejection Ratio (for freq up to 1 GHz)	>40	dB
Power Supply Rejection Ratio at Baseband	>40	dB
Min Input Signal (Max gain)	-61	dBV
Max Input Signal (Max gain)	-30	dBV
Max Blocker @3 MHz (Max gain)	-27	dBV
Max Input Testing Baseband Signal	-2	dBV
Voltage Gain Range:		
Max Gain	24 \pm 0.7	dB
Min Gain	0 \pm 0.7	dB
Stage Gain Accuracy:		
LPF	\pm 0.2	dB
PGA3	\pm 0.5	dB
Gain Steps:		
LPF	12,6 \pm 0.2	dB
PGA3	12,6 \pm 0.25	dB
Input Referred Noise (Max gain)	-98.4	dBV
Input P1db:		
High Gain mode (Max gain)	-28	dBV
Low Gain mode (Max gain)	-5	
Power Consumption:		
High Gain mode (Max gain)	7.5	mA
Low Gain mode (Max gain)	6.5	

Table 60. Receive Gain Settings

Input Signal (dBV)		Total Gain	Gain Distribution (dB)				Output Signal (dBfs)		Maximum Input Referred Noise (dBV)	Minimum Input (dBV)
Min	Max		PGA1	MX	LPF	PGA3	Min	Max		
-88	-76	51 dB	15	12	12	12	-53.6	-23.6	-109	-55
-76	-70	45 dB	15	12	6	12	-29.6	-23.6		
-70	-64	39 dB	15	12	6	6	-29.6	-23.6		
-64	-54	33 dB	15	12	0	6	-29.6	-19.6		
-58	-52	27 dB	-9	12	12	12	-29.6	-23.6	-86	-31
-52	-46	21 dB	-9	12	6	12	-29.6	-23.6		
-46	-40	15 dB	-9	12	6	6	-29.6	-23.6		
-40	-34	9 dB	-9	12	0	6	-29.6	-23.6		
-34	-28	3 dB	-9	0	6	6	-29.6	-23.6		
-28	-22	-3 dB	-9	0	0	6	-29.6	-23.6	-62	-6

Table 61. Receiver Frequency Selectivity

Deviation from IF Center Frequency (kHz)	Attenuation (dB)	
	Min	Max
0-60	0	0.1
75	0	0.5
88	0.5	1.7
94	1.5	2.1
100	3.4	3.7
110	5	8
120	9	13
140	18	24
200	37	
Above 300	50	
Above 400	54	

Table 62. MIC_IN/LINE_IN Performance Characteristics

Parameter	Symbol	Minimum	Typical	Maximum	Units
Gain Accuracy		-0.1	0	+0.1	dB
LPF -3 dB freq (0 dB gain)					kHz
Inband Ripple				0.1	dB
Group Delay				360	μsec
Input impedance (single ended)	Z _{in}	38			kΩ
Input impedance variation		-20	0	20	%
Suppression @ 1 MHz		40			dB
Total Harmonic Distortion	THD			-55	dB
Mic In-Band Output Referred Noise					
-4 dB Mic gain setting				-84	dBVrms
0 dB Mic gain setting				-84	dBVrms
6 dB Mic gain setting				-84	dBVrms
12 dB Mic gain setting				-84	dBVrms
18 dB Mic gain setting				-84	dBVrms
24 dB Mic gain setting				-84	dBVrms
28 dB Mic gain setting				-80	dBVrms
Band=300-3.4 kHz					

Table 63. SPK_OUT/LINE_OUT Performance Characteristics

Parameter	Symbol	Minimum	Typical	Maximum	Units
Gain Accuracy		-0.1	0	+0.1	dB
LPF -3dB freq (1.1 dB gain)			40		kHz
In-band Ripple				0.1	dB
Group Delay				360	μsec
Suppression @ 1 MHz			24		dB
Total Harmonic Distortion 2KOhmD	THD			-40	dB
Output Referred Noise				-98	dBVrms
Isolation Tx-Rx		70			dB
band=300Hz-3.4 kHz					

Table 64. Voltage, Current, and Temperature Absolute Maximum Ratings

Parameter	Symbol	Limits	Units
Supply voltage	VPOWER	- 0.5 to + 6.0	V
Input voltage	V _{IN}	(V _{SS} - 0.3) to (V _{DD} + 0.3)	V
Analog Inputs	V _{IN}	(V _{SS} - 0.3) to (V _{DD} + 0.3)	V
DC input clamp current	I _{IK}	± 10	mA
DC output clamp current	I _{OK}	± 50	mA
Static discharge voltage (25° C)	V _{ESD}	Human body model = ± 2500 Charged device model = ± 200	V
Latch up current (25° C)	I _{TRIG}	± 150	mA
Storage temperature range	I _{STG}	- 55 to +150	°C
<i>Note. All voltages referenced to ground (V_{SS})</i>			

Table 65. Voltage and Temperature Recommended Operating Limits

Parameter	Symbol	Limits	Units
Supply voltage	VPOWER	+ 3.0 to + 5.6	V
Supply voltage	VCHARGE	4.5 to + 5.9	V
Operating ambient temperature range	T _A	- 40 to + 85	°C

Table 66. Analog Signals Electrical Characteristics (1 of 2)

Parameter	Symbol	Test Conditions	Minimum	Typical	Maximum	Units
Analog Input						
Receive Inputs (RXI, RXQ) Differential Input Signal Level Differential Input Resistance Differential Input Capacitance			10	0.150	2 1	V _{p-p} k Ω pF
Microphone and Line Input (MIC_IN+/MIC_IN-, LINE_I+/LINE_I-) Differential Input Signal Level		PGA gain = - 4 dB PGA gain = 0 dB PGA gain = 6 dB PGA gain = 12 dB PGA gain = 18 dB PGA gain = 24 dB PGA gain = 28 dB		3.2 2 1 0.5 0.25 0.125 0.0625		V _{PP} V _{PP} V _{PP} V _{PP} V _{PP} V _{PP} V _{PP}
Input Impedance		PGA gain = - 4 dB PGA gain = 24 dB		950 38		k Ω k Ω
Current Bias Resistor (RBIAS)		Resistor connected to ground	29.7	30	30.3	k Ω
Auxiliary ADC Input (AUXADC+/AUXADC-) Differential Input Signal Level Input Common Mode Voltage Differential Input Capacitance				1.35	2 3.2	V _{pp} V pF
BAT_PK_IN						
Input voltage range	V _{in}		-0.3	-	5.0	V
Input resistance to ground	R _{in}		13.4	16.7	20.1	K Ω
Input capacitance	C _{in}		-	-	15	pF
VCHARGE						
Input voltage range	V _{in}		-0.3	-	5.5	V
Input impedance	Z _{in}		190	240	290	k Ω
Input capacitance	C _{in}		-	-	15	pF
V _{Charge} – V _{BATTERY} Comparator hysteresis	ΔV			± 10		mV
Analog Output						
Transmit I/Q Outputs (TX_I+ / TX_I- and TX_Q+ / TX_Q-) Output Signal Level Common Mode Voltage Differential Load Resistance Differential Load Capacitance Output Impedance		No load connected	0.95 1.34 20 1.6	1.0 1.35	1.05 1.36 20 2.4	V V k Ω pF k Ω
Transmit Power Control (PAC_OUT) Output Signal Level Sourcing current Sinking current Output			0.3 300		2.4 300 0.25	V μ A μ A k Ω
Speaker and Line Output (SPK+/SPK-, LINE_O+/LINE_O-) Differential Output Signal Level Differential Load			32		3.8	V _{p-p} Ω
Microphone Bias Voltage (MIC_BIAS) Bias Voltage Source Current				2.2	1	V mA
Analog Midrail Voltage Reference (VREF)	VC	0.1 μ F cap. To ground required		1.35 \pm 0.01		V
Negative Reference Voltage	VC_REF-	0.1 μ F cap. To ground required		0.85 \pm 0.01		V
Positive Reference Voltage	VC_REF+	0.1 μ F cap. To ground required		1.85 \pm 0.01		V

Table 66. Analog Signals Electrical Characteristics (2 of 2)

Parameter	Symbol	Test Conditions	Minimum	Typical	Maximum	Units
MUX_OUT						
Codec Reference Voltage	VC_CODEC	0.1 μ F cap. To ground required		1.35 \pm 0.01		V
Output voltage range	Vout	At Iout max	-0.3	-	2.5	V
Output impedance	Zout	At Iout max	-	-	1000	Ω
Output drive strength	Iout		100	-	200	μ A
MUX Active Current	Ivdd		-	-	100	μ A
MUX Sleep Current	Isleep		-	-	1	μ A
VBATTERY Voltage gain	Gain1		0.2375	0.25	0.2625	V/V
VCHARGE Voltage gain	Gain2		0.2375	0.25	0.2625	V/V
VCORE Voltage gain	Gain3		0.2375	0.25	0.2625	V/V
VIO Voltage gain	Gain4		0.2375	0.25	0.2625	V/V
BAT_PK_IN	-		-	1	-	V/V
Current Sense Amplifier	-		-	1	-	V/V
DAC Voltage	-		-	1	-	V/V
VGATE						
Output voltage range	Vout	At Iout max	-0.3	-	5.0	V
Output impedance	Zout	At Iout max	-	-	100	Ω
Output drive strength	Iout		1	-	-	mA
<i>Note. All voltages referenced to ground (Vss). Currents are positive flowing into the device.</i>						

Table 67. 8-Bit Internal DAC for Charger Control

Parameter	Symbol	Test Conditions	Minimum	Typical	Maximum	Units
Resolution	Vin		-	8	-	bit
Minimum output voltage on MUX_OUT	Voutmin	Register value = 00h	0	-	0.2	V
Maximum output voltage on MUX_OUT	Voutmax	Register value = FFh	2.35	2.4	2.45	V
Output voltage after reset	Voutreset	Register Value = 00h	-	0	0.2	V
Offset error	Voffset		-50	-	+50	mV
Full scale settling time	Tfull		-	100	-	μ s
One LSB settling time	TLSB		-	10	-	μ s
Active Current	Ivdd		-	-	100	μ A
Sleep Current	Isleep		-	-	1	μ A

Table 68. Current Sense Amplifier

Parameter	Symbol	Test Conditions	Minimum	Typical	Maximum	Units
Input voltage range	V _{in}		2.5	-	5.5	V
Input impedance	Z _{in}		1e6	-	-	Ω
Input capacitance	C _{in}		-	-	15	pF
Input common-Mode range	I _{cm}		5	-	-	V
Input offset voltage	V _{offset}		12	-	40	mV
Current to Voltage ratio, excluding the sense resistor variations, over the temperature and voltage ranges.	Gain	100 mA across 150 mΩ results in 1.50 V out on MUX_OUT AD5=1	9.5	10	10.5	V/V
Current to Voltage ratio, excluding the sense resistor variations, over the temperature and voltage ranges.	Gain	500 mA across 150 mΩ results in 1.5 V out on MUX_OUT AD5=0	18	20	22	V/V
Amplifier Active Current	I _{vdd}		-	-	100	μA
Amplifier Sleep Current	I _{sleep}		-	-	1	μA
Internal Sense Resistor	R _{Sense}		0.09	0.10	0.11	Ω
Max Current Capability of R _{Sense}	I _{max} (R _{Sense})			0.600	0.800*	A
Note: If charging currents are greater than 800 mA, connect an external 0.10 Ω resistor between ISN and ISP pins in parallel with R _{Sense} .						

Table 69. Internally Pulled-Up Signals Electrical Characteristics

Name	Direction	Supply	Strength		Minimum	Typical	Maximum	Units
PWR_KEY_L	Input	VPOWER	100 μA	Pulled up				
				V _{il}	-0.3	-	0.5	V
DTR	Input	VPOWER	100 μA	Pulled up				
				V _{il}	-0.3	-	0.5	V
VSEL0 and VSEL1	Input		1 μA	Pulled up				
				V _{il}	-0.3	-	0.5	V
ALARM	Input	VRTC	1 μA	Pulled up				
				V _{il}	-0.3	-	0.5	V

Table 70. Digital Signals Electrical Characteristics

Symbol	Parameters	Conditions	Minimum	Typical	Maximum	Units
MSD_RESET, SERIAL_CLOCK, SERIAL_DATA, EN_1, EN_2, EN_3, MSD_SLEEP, SIM_EN						
V _{ih}	High level input voltage on pin.	I _i = 1 μ A (max)	1.5	-	V _{POWER} +0.3	V
V _{il}	Low level input voltage on pin.	I _i = -1 μ A (max)	-0.3	-	0.5	V
T _r and T _f		C _{in} = C _{out} = 30 pF			100	ns
POR_OUT, FLASH_RESET, CHARGER_INT, PWR_KEY_OUT						
V _{oh}	High level output voltage on pin.	I _o = 750 μ A (max)	V _{IO} -0.4V	-	V _{IO} +0.3	V
V _{ol}	Low level output voltage on pin.	I _o = -750 μ A (max)	-0.3	-	0.4	V
T _r and T _f		C _{in} = C _{out} = 30 pF			100	ns
ALARM						
V _{ih}	High level input voltage on pin.	I _i = 20 μ A (max)	0.9	-	V _{RTC} +0.3	V
V _{il}	Low level input voltage on pin.	I _i = -1 μ A (max)	-0.3	-	0.5	V
PWR_KEY_H						
V _{ih}	High level input voltage on pin.	I _i = 20 μ A (max)	1.5	-	V _{POWER} +0.3	V
V _{il}	Low level input voltage on pin.	I _i = -1 μ A (max)	-0.3	-	0.5	V
All Other Digital Signals						
V _{IH}	Input high voltage	V _{DD} = 3.0 V	$0.8 \times V_{DD}$			V
V _{IL}	Input low voltage	V _{DD} = 3.0 V			0.4	V
V _{OH}	Output high voltage	V _{DD} = 3.0 V, sourcing 100 μ A	$0.8 \times V_{DD}$			V
V _{OL}	Output low voltage	V _{DD} = 3.0 V, sinking 1.6 mA			0.4	V
C _{IN}	Input capacitance (inputs)	V _{DD} = 3.0 V			5	pF
C _L	Capacitive load (outputs)	V _{DD} = 3.0 V			20	pF
System Clock						
V _{OH} V _{OL}	3.9 MHz Clock output Output High voltage Output Low voltage	I _{OH} = 100 μ A I _{OL} = 1.6 mA	2.4		0.4	V V
GPO						
V _{OH} V _{OL}	Output High voltage Output Low voltage	I _i = -1 μ A (max) I _i = -1 μ A (max)	2.7 -0.3		2.88 0.4	V V
T _r and T _f		C _{out} = 20 pF			10	ns

Table 71. SIM Interface Electrical Specifications (1 of 2)

Symbol	Parameters	Conditions	Minimum	Typical	Maximum	Units
SIM CARD Side						
SIM VCC at 1.8 V						
Vcc		Icc=4 mA (max)	1.71	-	1.89	V
SIM VCC at 2.85 V						
Vcc		Icc=6 mA (max)	2.75	-	3.3	V
SIM_DATA_CARD at 1.8 V						
Voh	High level output voltage on pin.	Ioh=+20 μ A (max)	1.32	-	1.89	V
Vol	Low level output voltage on pin.	Iol=-200 μ A (max)	-0.3	-	0.3	V
Vih	High level input voltage on pin.	Iih=+/-20 μ A (max) with 20 k Ω pullup	1.19	-	1.89	V
Vil	Low level input voltage on pin.	Iil=+/-1 mA (max)	-0.3	-	0.2	V
Tr and Tf		Cin = Cout = 30 pF			1	μ s
SIM_DATA_CARD at 2.8 V						
Voh	High level output voltage on pin.	Ioh=+20 μ A(max)	2.2	-	3.3	V
Vol	Low level output voltage on pin.	Iol=-200 μ A (max)	-0.3	-	0.6	V
Vih	High level input voltage on pin.	Iih=+/-1 μ A (max) with 20 k Ω pullup	1.89	-	3.3	V
Vil	Low level input voltage on pin.	Iil=+1 mA (max)	-0.3	-	0.4	V
Tr and Tf		Cin = Cout = 30 pF			1	μ s
SIM_CLK_CARD at 1.8 V						
Voh	High level output voltage on pin.	Ioh=20 μ A (max)	1.32	-	1.89	V
Vol	Low level output voltage on pin.	Iol=-20 μ A (max)	-0.3	-	0.3	V
Tr and Tf	Rise Time	Cin = Cout = 30 pF	-	-	50	ns
SIM_CLK_CARD at 2.8 V						
Voh	High level output voltage on pin.	Ioh=20 μ A (max)	1.89	-	3.3	V
Vol	Low level output voltage on pin.	Iol=-200 μ A (max)	-0.3	-	0.66	V
Tr and Tf		Cin = Cout = 30 pF	-	-	50	ns
Clock	Frequency		1		4	MHz
SIM_RST_CARD at 1.8 V						
Voh	High level output voltage on pin.	Ioh=20 μ A (max)	1.36	-	1.89	V
Vol	Low level output voltage on pin.	Iol=-200 μ A (max)	-0.3	-	0.3	V
Tr and Tf	Rise Time	Cin = Cout = 30 pF	-	-	400	μ s

Table 71. SIM Interface Electrical Specifications (2 of 2)

Symbol	Parameters	Conditions	Minimum	Typical	Maximum	Units
SIM_RST_CARD at 2.8 V						
Voh	High level output voltage on pin.	Ioh=20 μ A (max)	1.89	-	3.3	V
Vol	Low level output voltage on pin.	Iol=-200 μ A (max)	-0.3	-	0.6	V
Tr and Tf	Rise Time	Cin = Cout = 30 pF	-	-	400	μ s
HOST Side at VIO (1.8 and 2.8 V)						
SIM_DATA_HOST						
Voh	High level output voltage on pin.	Ioh=20 μ A (max)	80%*V _{IO}	-	-	V
Vol	Low level output voltage on pin.	Iol=-200 μ A (max)	-0.3	-	20%*V _{IO}	V
Vih	High level input voltage on pin.	Iih=20 μ A (max)	80%*V _{IO}	-	-	V
Vil	Low level input voltage on pin.	Iil=1.5 mA (max)	-0.3	-	5%*V _{IO}	V
Tr and Tf		Cin = Cout = 30 pF			1	μ s
SIM_CLK_HOST						
Vih	High level voltage on pin.	Iih=-20 μ A (max)	80%*V _{IO}	-	-	V
Vil	Low level voltage on pin.	Iil=20 μ A (max)	-0.3	-	15%*V _{IO}	V
Tr and Tf	Rise Time	Cin = Cout = 30 pF	-	-	20	ns
Clock	Frequency		1		4	MHz
SIM_RST_HOST						
Vih	High level voltage on pin.	Iih=-20 μ A (max)	80%*V _{IO}	-	-	V
Vil	Low level voltage on pin.	Iil=20 μ A (max)	-0.3	-	15%*V _{IO}	V
Tr and Tf	Rise Time	Cin = Cout = 30 pF	-	-	400	μ s

Table 72. 19.5 MHz Crystal Specifications

Parameter	Requirement	Note/Conditions
Electrical Requirements		
Mode	Fundamental	
Type	Parallel	
Drive Level	100 μ W (max.)	75 μ W (typical)
Load Capacitance, (C_{LD}) Range Nominal Value	$4.3 \text{ pF} \leq C_{LD} \leq 10.0 \text{ pF}$ 7.0 pF	Crystal input and output load capacitances are unequal. Load capacitance, C_{LD} , is composed of variable capacitances C_{LD1} and C_{LD2} : $C_{LD} = (C_{LD1} \times C_{LD2}) / (C_{LD1} + C_{LD2})$ Assumes external capacitances due to circuit board pads & traces on crystal input and output are each less than 1.5 pF.
Nominal Resonant Frequency	19.5 MHz	$C_{LD} = \text{Nominal @ Temp} = 25^\circ\text{C}$
Frequency Accuracy/Stability Initial Tolerance Drift Over Temperature Drift due to Aging	$\leq \pm 10 \text{ ppm}$ $\leq \pm 12 \text{ ppm}$ $\leq \pm 5 \text{ ppm}$	Exclusive of load capacitance: Using $C_{LD} = \text{Nominal @ Temp} = 25^\circ\text{C}$ $-30^\circ\text{C} < \text{Temp} < 70^\circ\text{C}$ Over 5 years
Crystal Parameters Series Resistance, R_s Motional Capacitance, C_m Motional Inductance, L_m Shunt Capacitance, C_0	$\leq 40 \Omega$ Bounded by ratios	Using 20 nW drive level.
Pullability, PA	$\geq 200 \text{ ppm}$	$PA = C_m / 2 (C_0 + C_{LD}) \times 10^6 \text{ ppm}$ Using max C_{LD} , all capacitances are in pF.
Pulling sensitivity, PS	$\leq 100 \text{ ppm/pF}$	$PS = C_m / 2 (C_0 + C_{LD})^2 \times 10^6 \text{ ppm / pF}$ Using max C_{LD} , all capacitances are in pF.
Phase Noise, SSB Frequency Offset: 100 Hz 1 kHz $\geq 10 \text{ kHz}$	$\leq -108 \text{ dBc/Hz}$ $\leq -136 \text{ dBc/Hz}$ $\leq -140 \text{ dBc/Hz}$	SSB: Single-sideband This specification refers to residual phase noise of the crystal only, and applies with or without vibration.
Spurious	$\leq -15 \text{ dBc}$	In frequency range $f_n \pm 1 \text{ MHz}$ for $n = 1$ to 5, where $n = 1$ is the fundamental frequency of oscillation and $n = 2, 3, 4, 5$ are harmonics.
Mechanical/Environmental Requirements		
Temperature Storage Operating	$-55^\circ\text{C} < \text{Temp} < 105^\circ\text{C}$ $-30^\circ\text{C} < \text{Temp} < 70^\circ\text{C}$	
Solder Temperature	245°C (max)	
Vibration	$< 0.5 \text{ ppm}$ Frequency shift During exposure	10-500 Hz, 1.5 mm p-p, 10g p-p
Shock	$< 0.5 \text{ ppm}$ Frequency shift After exposure to shock	100g's (980m/s ²) 6 ms duration half-sine shock pulses; 6 impacts along each of 3 perpendicular axes.
Humidity	Resistant to 95% non-condensing @ 40°C	

Table 73. System Voltage Regulator Electrical Specifications (1 of 3)

Parameter	Conditions	Max
VIO (CL=0.33F μF Load Capacitance)		
Output Voltage (before bandgap timing)	All loads	2.80 V \pm 8%
Output Voltage Accuracy	After Bandgap tuning	\pm 1%
Output Current	At minimum Input voltage (3.3 V)	130 mA
Drop-Out Voltage (2.8 V only)	Vd @ 50% Load	100 mV
Ground Current (Biasing)	No load (500 μ A)	50 μ A
Output Noise	10 to 10 kHz	50 μ Vrms
Power Supply Rejection Ratio	216 Hz	60 dB
VCORE (1 μF Load Capacitance)		
Output Voltage (before bandgap timing)	Controlled by VSEL0 and VSEL1	1.2 V \pm 8%
Output Voltage (before bandgap timing)	Controlled by VSEL0 and VSEL1	1.7 V \pm 8%
Output Voltage (before bandgap timing)	Controlled by VSEL0 and VSEL1	2.4 V \pm 8%
Output Voltage (before bandgap timing)	Controlled by VSEL0 and VSEL1	2.8 V \pm 8%
Output Voltage Accuracy	(after bandgap tuning for all voltages)	\pm 1%
Output Current	At minimum Input voltage (3.0 V)	80 mA
Drop-Out Voltage	Vd @ 50% Load (Vout = 2.8 V)	100 mV
Ground Current (Biasing)	For all loads	50 μ A
Output Noise	10 Hz to 10 kHz	50 μ Vrms
Power Supply Rejection Ratio	216 Hz	60 dB min.
Cross-Regulator Rejection Ratio	216 Hz	60 dB min.
VUHF (CL=0.33 μF Load Capacitance)		
Output Voltage	All loads (before bandgap tuning)	2.80 V \pm 8%
Output Voltage Range	All loads	2.25 to 3.0 V
Output Voltage Accuracy	After Bandgap tuning	\pm 1%
Output Voltage Adjustment step size	All loads	50 mV
Output Current	At minimum Input voltage (3.0 V)	50 mA
Drop-Out Voltage	Vd @ 50% Load	100 mV
Ground Current (Biasing)	For all loads (overload ON)	500 μ A
Ground Current (Biasing)	For all loads (overload OFF)	250 μ A
Output Noise	10 to 10 kHz	50 μ Vrms
Power Supply Rejection Ratio	216 Hz	60 dB
VRF (1 μF Load Capacitance)		
Output Voltage	All loads (before bandgap tuning)	2.80 V \pm 8%
Output Voltage Range	All loads	2.25 to 3.0 V
Output Voltage Accuracy	After Bandgap tuning	\pm 1%
Output Voltage Adjustment step size	All loads	50 mV
Output Current	At minimum Input voltage (3.0 V)	150 mA
Drop-Out Voltage	Vd @ max. Load	100 mV
Ground Current (Biasing)	For all loads (overload ON)	500 μ A
Ground Current (Biasing)	For all loads (overload OFF)	250 μ A
Output Noise	10 to 10 kHz	50 μ Vrms
Power Supply Rejection Ratio	216 Hz	60 dB

Table 73. System Voltage Regulator Electrical Specifications (2 of 3)

Parameter	Conditions	Maximum
VTIC (CL=0.33 μF Load Capacitance)		
Output Voltage	All loads (before bandgap tuning)	2.80 V \pm 8%
Output Voltage Range	All loads	2.25 to 3.0 V
Output Voltage Accuracy	After Bandgap tuning	\pm 1%
Output Voltage Adjustment step size	All loads	50 mV
Output Current	At minimum Input voltage (3.0 V)	100 mA
Drop-Out Voltage	Vd @ 50% Load	100 mV
Ground Current (Biasing)	For all loads (overload ON)	500 μ A
Ground Current (Biasing)	For all loads (overload OFF)	250 μ A
Output Noise	10 to 10 kHz	50 μ Vrms
Power Supply Rejection Ratio	216 Hz	60 dB
VSIM (1.8 V Mode) (CL=0.10 μF Load Capacitance)		
Output Voltage	1.8 Volt Mode	1.80V \pm 3%
Output Current	At Minimum Input voltage (3.0V)	10mA
Line Regulation	From Vin _{min} to Vin _{max}	0.75%/V
Load Regulation	1mA to full load (10.0mA)	10mV
Quiescent Current	Regulator OFF state	1 μ A
Ground Current (Biasing)	No load (100uA)	50uA
Output Noise	10 to 10KHz	100 μ Vrms
Power Supply Rejection Ratio	216Hz	60dB
Enable Response Time	To be within 3% of Vo, CL=1.0 μ F	250 μ s
Internal Analog Regulator (CL=0.1 μF)		
Input voltage		5.5 V
Default output regulated voltage	load = 0	2.825 V \pm 2%
	Max load	> 2.7V
Drop-out voltage	Max load	63 mV
Output noise	1 kHz to 100 kHz	80 μ V
Power supply rejection ratio	216 Hz	70 dB
Cross regulator rejection	216 Hz	80 dB
Ground current	For all loads	135 μ A
Output current	For all loads	
VD1/VD2		5 mA
VCODEC		48 mA
VA1		25 mA
VA2		12 mA
VXTAL		5 mA
VAUX1		12 mA
VAUX2		5 mA
VAUX3		5 mA
VAUX4		25 mA
Note: For 3 V SIM mode, 1.8 V regulator is shut down (supply voltage comes from the VI0 regulator).		

Table 73. System Voltage Regulator Electrical Specifications (3 of 3)

Parameter	Conditions	Maximum
VRTC Pre-LDO		
Output voltage	All loads	3.3V \pm 10%
Output current	At Minimum Input voltage	250 μ A
Ground current (Biasing)	No load	10 μ A
Tcharge	Time required to fully charge a 100 μ F capacitor.	1 sec.
VBATTERY – VBackup comparator hysteresis		205 \pm 60 mV
VRTC LDO (C _L =0.01 μ F)		
Output Voltage High	All loads	1.2 V \pm 10%
Output Voltage Medium	All loads	1.7 V \pm 10%
Output Voltage Low	All loads	2.4 V \pm 10%
Output Current	At Minimum Input voltage	20 μ A
Ground Current (Biasing)	Full load	20 μ A

Table 74. Reference Voltages

Pin Name	Value	Load
VC_XTAL	1.35 V	0.1 μ F
VC_REF+	1.85 V	
VC_REF-	0.85 V	
VC	1.35 V	
VC_CODEC	1.35 V	
MIC_CAP	2.2 V	
MIC_BIAS	~2 V	
RBIAS	1.2 V	1 %

Table 75. Sleep Mode Active Functions

Function/Pins	States/Actions	Function/Pins	States/Actions
VCORE	ON/no resistive load (all voltages)	PWR_KEY_L	Pulled to VPOWER
VIO (2.8 V)	ON/no resistive load	PWR_KEY_H	Grounded
VRF	OFF (EN_1,2 & 3 Low)	SIM_EN	High
VUHF	OFF (EN_1,2 & 3 Low)	SIM_DATA_HOST	High
VTIC	OFF (EN_1,2 & 3 Low)	SIM_CLK_HOST	Low
VSIM	ON, 2.8 V, no load	SIM_RST_HOST	High
VRTC	ON and connect 330 k Ω to ground	SERIAL_DATA	High
BACKUP	Connect 0.01 μ F Capacitor to ground, no resistive load	SERIAL_CLOCK	High
VCHARGE	OFF (VCHARGE Low)	MSD_RESET	High
MUX_OUT	Write 00h in register 0Ch	CLK_REQ	Low
DTR	Float	BAT_PK_IN	Float
ALARM	Pulled to VRTC	VSEL0 and VSEL1	Grounded

Miscellaneous Packaging, Shipping, and Marking Layout Data

For the CX20524-12, package dimensions are shown in Figure 28, shipping tray dimensions are shown in Figure 29, tape and reel are shown in Figure 30, and marking layout data is shown in Figure 31.

For the CX20524-13, package dimensions are shown in Figure 32, shipping tray dimensions are shown in Figure 33, tape and reel are shown in Figure 34, and marking layout data is shown in Figure 35.

12 x 12 FPBGA - 160 Balls/ 0.80 mm Ball Pitch





Figure 28. CX20524-12 Package Dimensions




NOTES:

1. Trays must meet all requirements of Skyworks GP01-D228 procurement spec for shipping tray.
2. Material shall be bakeable carbon fiber/static dissipative w/140° C capability.
3. All dimensions and tolerances in accordance with ASME Y14.5M-1994
4. ESD-Surface resistivity shall be $\geq 1 \times 10^5 < 1 \times 10^{12} \Omega/\text{Square}$ per EIA, JEDEC, ACH Tray specification.
5. All dimensions are in millimeter.

SHP1212

Figure 29. CX20524-12 Shipping Tray Dimensions




NOTES:

1. Carrier tape material: Black conductive polycarbonate or polystyrene.
2. Cover tape material: Transparent conductive PSA.
3. Cover tape size: 21.30 mm width.
4. All dimensions are in millimeter.
5. Tolerance: .XX = ± 0.10

TR1212

Figure 30. CX20524-12 Tape and Reel



Note 1. The Pin 1 ID is a triangle or circle.

Note 2. Brand line 1. The device part number is optional. It can be abbreviated to package requirements, but is not a derivative of the Part Number. **(See Note 3)**

Brand line 2. Lot number and Lot Split Identifier. The Lot Number format is six alphanumeric characters followed by a 1- or 2-digit Lot Split Identifier. These are separated by a decimal point. The format is A12345.2 or A12345.21. **(See Note 3)**


Brand line 3. Date Code and Country of Origin. The Date Code should be the same for the entire Lot Number and Lot Split Identifier. The first two digits of the Date Code are the current accounting calendar year. The last two digits are the current accounting calendar week. The format is YYWW, for example, 0225. The Country of Origin is the full name of the country where assembly is completed, for example, Mexico. The country of origin may be abbreviated, for example, USA, CN. **(See Note 3)**

Note 3. As long as the device form, fit, and function remain the same, the data in Brand lines 1-4 may change. For example, the Lot Number and Lot Split Identifier may change; the Date Code and Country of Origin may change as Skyworks may select a second assembly source.

ML1212

Figure 31. CX20524-12 Marking Layout Data

10 x 10 FPBGA - 180 Balls/ 0.50 mm Pitch




NOTES:

1. All dimensions are in millimeter
2. For die orientation see appropriate bonding diagram
3. FPBGA Lands are solder mask defined
4. Minimum solder pitch is 0.50 mm
5. Dimensioning and tolerancing in accordance with ASME Y14.5 M - 1994

FPBGA_1010

Figure 32. CX20524-13 Package Description




NOTES:

1. Trays must meet all requirements of Skyworks GP01-D228 procurement spec for shipping tray.
2. Material shall be bakeable carbon fiber/static dissipative w/ 140° C capability.
3. All dimensions and tolerances in accordance with ASME Y14.5M-1994.
4. ESD-Surface resistivity shall be $\geq 1 \times 10^5 \sim < 1 \times 10^{12} \Omega/\text{Square}$ per EIA, JEDEC, ACH tray specification.
5. All dimensions are in millimeter

SHP_1010

Figure 33. CX20524-13 Shipping Tray




NOTES:

1. Carrier tape material: Black conductive polycarbonate or polystyrene.
2. Cover tape material: Transparent conductive PSA.
3. Cover tape size: 21.30 mm width.
4. All dimensions are in millimeter.
5. Tolerance: .XX = ± 0.10

TR 1010

Figure 34. CX20524-13 Tape and Reel

10 X 10 FPBGA Marking Layout



Note 1. The Pin 1 ID is a triangle or circle.

Note 2. Brand line 1. The device part number is optional. It can be abbreviated to package requirements, but is not a derivative of the Part Number. (See Note 3)

Brand line 2. Lot number and Lot Split Identifier. The Lot Number format is six alphanumeric characters followed by a 1- or 2-digit Lot Split Identifier. These are separated by a decimal point. The format is A12345.2 or A12345.21. (See Note 3)

Brand line 3. Date Code and Country of Origin. The Date Code should be the same for the entire Lot Number and Lot Split Identifier. The first two digits of the Date Code are the current accounting calendar year. The last two digits are the current accounting calendar week. The format is YYWW, for example, 0225. The Country of Origin is the full name of the country where assembly is completed, for example, Mexico. The country of origin may be abbreviated, for example, USA, CN. (See Note 3)

Note 3. As long as the device form, fit, and function remain the same, the data in Brand lines 1-4 may change. For example, the Lot Number and Lot Split Identifier may change; the Date Code and Country of Origin may change as Skyworks may select a second assembly source.

ML1010

Figure 35. CX20524-13 Marking Layout

CX20524-12/CX20524-13 Ordering Information

Table 76 lists the ordering information for the CX20524-12 and CX20524-13 Mixed Signal Device.

Table 76. Ordering Information

Model Name	Part Number	Comments
Mixed Signal Device	CX20524-12	12x12mm, 160 pin, 0.8 mm pad pitch FPBGA
	CX20524-13	10x10mm, 180 pin, 0.5 mm pad pitch FPBGA

Copyright © 2002, 2003, 2004 Skyworks Solutions, Inc. All Rights Reserved.

Information in this document is provided in connection with Skyworks Solutions, Inc. ("Skyworks") products. These materials are provided by Skyworks as a service to its customers and may be used for informational purposes only by the customer. Skyworks assumes no responsibility for errors or omissions in these materials. Skyworks may make changes to its documentation, products, specifications and product descriptions at any time, without notice. Skyworks makes no commitment to update the information and shall have no responsibility whatsoever for conflicts, incompatibilities, or other difficulties arising from future changes to its documentation, products, specifications and product descriptions.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by or under this document. Except as may be provided in Skyworks' Terms and Conditions of Sale for such products, Skyworks assumes no liability whatsoever in association with its documentation, products, specifications and product descriptions.

THESE MATERIALS ARE PROVIDED "AS IS" WITHOUT WARRANTY OF ANY KIND, EITHER EXPRESS OR IMPLIED OR OTHERWISE, RELATING TO SALE AND/OR USE OF SKYWORKS PRODUCTS INCLUDING WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, PERFORMANCE, QUALITY OR NON-INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT. SKYWORKS FURTHER DOES NOT WARRANT THE ACCURACY OR COMPLETENESS OF THE INFORMATION, TEXT, GRAPHICS OR OTHER ITEMS CONTAINED WITHIN THESE MATERIALS. SKYWORKS SHALL NOT BE LIABLE FOR ANY DAMAGES, INCLUDING SPECIAL, INDIRECT, INCIDENTAL, OR CONSEQUENTIAL DAMAGES, INCLUDING WITHOUT LIMITATION, LOST REVENUES OR LOST PROFITS THAT MAY RESULT FROM THE USE OF THESE MATERIALS WHETHER OR NOT THE RECIPIENT OF MATERIALS HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.

Skyworks products are not intended for use in medical, lifesaving or life-sustaining applications. Skyworks' customers using or selling Skyworks products for use in such applications do so at their own risk and agree to fully indemnify Skyworks for any damages resulting from such improper use or sale.

The following are trademarks of Skyworks Solutions, Inc.: Skyworks™, the Skyworks logo, and Breakthrough Simplicity™. Product names or services listed in this publication are for identification purposes only, and may be trademarks of Skyworks or other third parties. Third-party brands and names are the property of their respective owners. Additional information, posted at www.skyworksinc.com, is incorporated by reference.

射频和天线设计培训课程推荐

易迪拓培训(www.edatop.com)由数名来自于研发第一线的资深工程师发起成立,致力并专注于微波、射频、天线设计研发人才的培养;我们于 2006 年整合合并微波 EDA 网(www.mweda.com),现已发展成为国内最大的微波射频和天线设计人才培养基地,成功推出多套微波射频以及天线设计经典培训课程和 ADS、HFSS 等专业软件使用培训课程,广受客户好评;并先后与人民邮电出版社、电子工业出版社合作出版了多本专业图书,帮助数万名工程师提升了专业技术能力。客户遍布中兴通讯、研通高频、埃威航电、国人通信等多家国内知名公司,以及台湾工业技术研究院、永业科技、全一电子等多家台湾地区企业。

易迪拓培训课程列表: <http://www.edatop.com/peixun/rfe/129.html>



射频工程师养成培训课程套装

该套装精选了射频专业基础培训课程、射频仿真设计培训课程和射频电路测量培训课程三个类别共 30 门视频培训课程和 3 本图书教材;旨在引领学员全面学习一个射频工程师需要熟悉、理解和掌握的专业知识和研发设计能力。通过套装的学习,能够让学员完全达到和胜任一个合格的射频工程师的要求...

课程网址: <http://www.edatop.com/peixun/rfe/110.html>

ADS 学习培训课程套装

该套装是迄今国内最全面、最权威的 ADS 培训教程,共包含 10 门 ADS 学习培训课程。课程是由具有多年 ADS 使用经验的微波射频与通信系统设计领域资深专家讲解,并多结合设计实例,由浅入深、详细而又全面地讲解了 ADS 在微波射频电路设计、通信系统设计和电磁仿真设计方面的内容。能让您在最短的时间内学会使用 ADS,迅速提升个人技术能力,把 ADS 真正应用到实际研发工作中去,成为 ADS 设计专家...



课程网址: <http://www.edatop.com/peixun/ads/13.html>



HFSS 学习培训课程套装

该套课程套装包含了本站全部 HFSS 培训课程,是迄今国内最全面、最专业的 HFSS 培训教程套装,可以帮助您从零开始,全面深入学习 HFSS 的各项功能和在多个方面的工程应用。购买套装,更可超值赠送 3 个月免费学习答疑,随时解答您学习过程中遇到的棘手问题,让您的 HFSS 学习更加轻松顺畅...

课程网址: <http://www.edatop.com/peixun/hfss/11.html>

CST 学习培训课程套装

该培训套装由易迪拓培训联合微波 EDA 网共同推出,是最全面、系统、专业的 CST 微波工作室培训课程套装,所有课程都由经验丰富的专家授课,视频教学,可以帮助您从零开始,全面系统地学习 CST 微波工作的各项功能及其在微波射频、天线设计等领域的设计应用。且购买该套装,还可超值赠送 3 个月免费学习答疑...

课程网址: <http://www.edatop.com/peixun/cst/24.html>



HFSS 天线设计培训课程套装

套装包含 6 门视频课程和 1 本图书,课程从基础讲起,内容由浅入深,理论介绍和实际操作讲解相结合,全面系统的讲解了 HFSS 天线设计的全过程。是国内最全面、最专业的 HFSS 天线设计课程,可以帮助您快速学习掌握如何使用 HFSS 设计天线,让天线设计不再难...

课程网址: <http://www.edatop.com/peixun/hfss/122.html>

13.56MHz NFC/RFID 线圈天线设计培训课程套装

套装包含 4 门视频培训课程,培训将 13.56MHz 线圈天线设计原理和仿真设计实践相结合,全面系统地讲解了 13.56MHz 线圈天线的工作原理、设计方法、设计考量以及使用 HFSS 和 CST 仿真分析线圈天线的具体操作,同时还介绍了 13.56MHz 线圈天线匹配电路的设计和调试。通过该套课程的学习,可以帮助您快速学习掌握 13.56MHz 线圈天线及其匹配电路的原理、设计和调试...

详情浏览: <http://www.edatop.com/peixun/antenna/116.html>



我们的课程优势:

- ※ 成立于 2004 年,10 多年丰富的行业经验,
- ※ 一直致力并专注于微波射频和天线设计工程师的培养,更了解该行业对人才的要求
- ※ 经验丰富的一线资深工程师讲授,结合实际工程案例,直观、实用、易学

联系我们:

- ※ 易迪拓培训官网: <http://www.edatop.com>
- ※ 微波 EDA 网: <http://www.mweda.com>
- ※ 官方淘宝店: <http://shop36920890.taobao.com>