

LRS13A2

Stacked Chip

16M (x16) Boot Block Flash and 2M (x16) SRAM

(Model No.: LRS13A2)

Spec No.: MFM2-J14Y17

Issue Date: November 19, 2002

SPEC No.	MFM2-J14Y17
ISSUE:	Nov. 19. 2002

To: _____

PRELIMINARY
SPECIFICATIONS

Product Type 16M (x16) Flash Memory +2M (x16) SRAM**L R S 1 3 A 2**Model No. (LRS13A2)

This device specification is subject to change without notice.

*This specifications contains 35 pages including the cover and appendix.

*Refer to LH28F800BJ, LH28F160BJ, LH28F320BJ Series Appendix (FUM99902).

CUSTOMERS ACCEPTANCE

DATE: _____

BY: _____

PRESENTED

BY: Y. Hotta
Y. Hotta

Dept. General Manager

REVIEWED BY: PREPARED BY:

H. Takata M. Tabuchi

Product Development Dept. I
Flash Memory Division
Integrated Circuits Group
SHARP CORPORATION

- Handle this document carefully for it contains material protected by international copyright law. Any reproduction, full or in part, of this material is prohibited without the express written permission of the company.
- When using the products covered herein, please observe the conditions written herein and the precautions outlined in the following paragraphs. In no event shall the company be liable for any damages resulting from failure to strictly adhere to these conditions and precautions.
 - (1) The products covered herein are designed and manufactured for the following application areas. When using the products covered herein for the equipment listed in Paragraph (2), even for the following application areas, be sure to observe the precautions given in Paragraph (2). Never use the products for the equipment listed in Paragraph (3).
 - Office electronics
 - Instrumentation and measuring equipment
 - Machine tools
 - Audiovisual equipment
 - Home appliance
 - Communication equipment other than for trunk lines
 - (2) Those contemplating using the products covered herein for the following equipment which demands high reliability, should first contact a sales representative of the company and then accept responsibility for incorporating into the design fail-safe operation, redundancy, and other appropriate measures for ensuring reliability and safety of the equipment and the overall system.
 - Control and safety devices for airplanes, trains, automobiles, and other transportation equipment
 - Mainframe computers
 - Traffic control systems
 - Gas leak detectors and automatic cutoff devices
 - Rescue and security equipment
 - Other safety devices and safety equipment, etc.
 - (3) Do not use the products covered herein for the following equipment which demands extremely high performance in terms of functionality, reliability, or accuracy.
 - Aerospace equipment
 - Communications equipment for trunk lines
 - Control equipment for the nuclear power industry
 - Medical equipment related to life support, etc.
 - (4) Please direct all queries and comments regarding the interpretation of the above three Paragraphs to a sales representative of the company.
- Please direct all queries regarding the products covered herein to a sales representative of the company.

Contents

1. Description	2
2. Pin Configuration	3
3. Truth Table	5
4. Block Diagram	6
5. Command Definitions for Flash Memory	7
5.1 Command Definitions	7
5.2 Identifier Codes	8
5.3 OTP Block Address Map	8
5.4 Write Protection Alternatives	9
6. Status Register Definition	10
7. Memory Map for Flash Memory	11
8. Absolute Maximum Ratings	12
9. Recommended DC Operating Conditions	12
10. Pin Capacitance	12
11. DC Electrical Characteristics	13
12. AC Electrical Characteristics for Flash Memory	15
12.1 AC Test Conditions	15
12.2 Read Cycle	15
12.3 Write Cycle (F- <u>WE</u> Controlled)	16
12.4 Write Cycle (F- <u>CE</u> Controlled)	17
12.5 Block Erase, Full Chip Erase, Word Write and Lock-Bits Configuration Performance	18
12.6 Flash Memory AC Characteristics Timing Chart	19
12.7 Reset Operations	22
13. AC Electrical Characteristics for SRAM	23
13.1 AC Test Conditions	23
13.2 Read Cycle	23
13.3 Write Cycle	24
13.4 SRAM AC Characteristics Timing Chart	25
14. Data Retention Characteristics for SRAM	29
15. Notes	30
16. Flash Memory Data Protection	31
17. Design Considerations	32
18. Related Document Information	32

1. Description

The LRS13A2 is a combination memory organized as 1,048,576 x16 bit flash memory and 131,072 x16 bit static RAM in one package.

Features

- Power supply	• • • •	2.7V to 3.6V(Flash)
	• • • •	2.7V to 3.3V(SRAM)
- Operating temperature	• • • •	-40°C to +85°C
- Not designed or rated as radiation hardened		
- 72pin CSP(LCSP072-P-0811) plastic package		
- Flash memory has P-type bulk silicon, and SRAM has P-type bulk silicon		


Flash Memory

- Access Time	• • • •	90 ns	(Max.)
- Power supply current (The current for F-V _{CC} pin and F-V _{CCW} pin)			
Read	• • • •	25 mA	(Max. t _{CYCLE} = 200ns, CMOS Input)
Word write	• • • •	57 mA	(Max.)
Block erase	• • • •	42 mA	(Max.)
Reset Power-Down	• • • •	20 µA	(Max. F- <u>RP</u> = GND ± 0.2V, I _{OUT} (F-RY/ <u>BY</u>) = 0mA)
Standby	• • • •	30 µA	(Max. F- <u>CE</u> = F- <u>RP</u> = F-V _{CC} ± 0.2V)
- Optimized Array Blocking Architecture			
Two 4K-word Boot Blocks			
Six 4K-word Parameter Blocks			
Thirty-one 32K-word Main Blocks			
Bottom Boot Location			
- Extended Cycling Capability			
100,000 Block Erase Cycles		(F-V _{CCW} = 2.7V to 3.6V)	
1,000 Block Erase Cycles and total 80 hours (F-V _{CCW} = 11.7V to 12.3V)			
- Enhanced Automated Suspend Options			
Word Write Suspend to Read			
Block Erase Suspend to Word Write			
Block Erase Suspend to Read			
- OTP Block			
3963 Word + 4 Word Array			

SRAM

- Access Time	• • • •	85 ns	(Max.)
- Power Supply current			
Operating current	• • • •	45 mA	(Max. t _{RC} , t _{WC} = Min.)
	• • • •	8 mA	(Max. t _{RC} , t _{WC} = 1µs, CMOS Input)
Standby current	• • • •	10 µA	(Max.)
Data retention current	• • • •	10 µA	(Max. S-V _{CC} = 3.0V)

2. Pin Configuration



Note) Two NC pins at the corner are connected.

Do not float any GND pins.

From T1 to T5 are needed to be open.

Pin	Description	Type
A ₀ to A ₁₆	Address Inputs (Common)	Input
F-A ₁₇ to F-A ₁₉	Address Inputs (Flash)	Input
F- <u>CE</u>	Chip Enable Inputs (Flash)	Input
S- <u>CE</u> ₁ , S- <u>CE</u> ₂	Chip Enable Inputs (SRAM)	Input
F- <u>WE</u>	Write Enable Input (Flash)	Input
S- <u>WE</u>	Write Enable Input (SRAM)	Input
F- <u>OE</u>	Output Enable Input (Flash)	Input
S- <u>OE</u>	Output Enable Input (SRAM)	Input
S- <u>LB</u>	SRAM Byte Enable Input (DQ ₀ to DQ ₇)	Input
S- <u>UB</u>	SRAM Byte Enable Input (DQ ₈ to DQ ₁₅)	Input
F- <u>RP</u>	Reset Power Down Input (Flash) Block erase and Write : V _{IH} Read : V _{IH} Reset Power Down : V _{IL}	Input
F- <u>WP</u>	Write Protect Input (Flash) Two Boot Blocks Locked : V _{IL}	Input
F-RY/ <u>BY</u>	Ready/Busy Output (Flash) During an Erase or Write operation : V _{OL} Block Erase and Write Suspend : High-Z (High impedance)	Open Drain Output
DQ ₀ to DQ ₁₅	Data Inputs and Outputs (Common)	Input / Output
F-V _{CC}	Power Supply (Flash)	Power
S-V _{CC}	Power Supply (SRAM)	Power
F-V _{CCW}	Write, Erase Power Supply (Flash) Block Erase and Write : F-V _{CCW} = V _{CCWH1/2} All Blocks Locked : F-V _{CCW} < V _{CCWLK}	Power
GND	GND (Common)	Power
NC	Non Connection	-
T ₁ to T ₅	Test pins (Should be all open)	-

3. Truth Table⁽¹⁾

Flash	SRAM	Notes	F- \overline{CE}	F- \overline{RP}	F- \overline{OE}	F- \overline{WE}	S- \overline{CE}_1	S- CE_2	S- \overline{OE}	S- \overline{WE}	S- \overline{LB}	S- \overline{UB}	DQ ₀ to DQ ₁₅			
Read	Standby	3,5	L	H	L	H	(6)			X	X	(6)	D _{OUT}			
Output Disable		5			H								High-Z			
Write		2,3,4,5			L								D _{IN}			
Standby	Read	5	H	H	X	X	L	H	L	H	(7)					
	Output Disable	5							H	H	X	X	High-Z			
	Write	5							X	X	H	H				
Reset Power Down	Read	5	X	L	X	X	L	H	L	H	(7)					
	Output Disable	5							H	H	X	X	High-Z			
	Write	5							X	X	H	H				
Standby	Standby	5	H	H	X	X	(6)			X	X	(6)		High-Z		
Reset Power Down		5	X	L												

Notes:

1. L = V_{IL}, H = V_{IH}, X = H or L, High-Z = High impedance. Refer to DC Characteristics.
2. Command writes involving block erase, full chip erase, word write, OTP write or lock-bit configuration are reliably executed when F-V_{CCW} = V_{CCWH1/2} and F-V_{CC} = 2.7V to 3.6V. Block erase, full chip erase, word write, OTP write or lock-bit configuration with F-V_{CCW} < V_{CCWH1/2} (Min.) produce spurious results and should not be attempted.
3. Never hold F- \overline{OE} low and F- \overline{WE} low at the same timing.
4. Refer Section 5. Command Definitions for Flash Memory valid D_{IN} during a write operation.
5. F- \overline{WP} set to V_{IL} or V_{IH}.


6. SRAM Standby Mode

S- \overline{CE}_1	S- CE_2	S- \overline{LB}	S- \overline{UB}
H	X	X	X
X	L	X	X
X	X	H	H

7. S- \overline{UB} , S- \overline{LB} Control Mode

S- \overline{LB}	S- \overline{UB}	DQ ₀ to DQ ₇	DQ ₈ to DQ ₁₅
L	L	D _{OUT} /D _{IN}	D _{OUT} /D _{IN}
L	H	D _{OUT} /D _{IN}	High-Z
H	L	High-Z	D _{OUT} /D _{IN}

4. Block Diagram



5. Command Definitions for Flash Memory⁽¹⁾

5.1 Command Definitions

Command	Bus Cycles Required	Note	First Bus Cycle			Second Bus Cycle		
			Oper ⁽²⁾	Address ⁽³⁾	Data	Oper ⁽²⁾	Address ⁽³⁾	Data ⁽³⁾
Read Array / Reset	1		Write	XA	FFH			
Read Identifier Codes / OTP	≥ 2	4	Write	XA	90H	Read	IA	ID
Read Status Register	2		Write	XA	70H	Read	XA	SRD
Clear Status Register	1		Write	XA	50H			
Block Erase	2	5	Write	XA	20H	Write	BA	D0H
Full Chip Erase	2	5	Write	XA	30H	Write	XA	D0H
Word Write	2	5	Write	XA	40H or 10H	Write	WA	WD
Block Erase and Word Write Suspend	1	5,9	Write	XA	B0H			
Block Erase and Word Write Resume	1	5,9	Write	XA	D0H			
Set Block Lock-Bit	2	7	Write	XA	60H	Write	BA	01H
Clear Block Lock-Bits	2	6,7	Write	XA	60H	Write	XA	D0H
Set Permanent Lock-Bit	2	8	Write	XA	60H	Write	XA	F1H
OTP Write	2		Write	XA	C0H	Write	OA	OD

Notes:

1. Commands other than those shown above are reserved by SHARP for future device implementations and should not be used.
2. Bus operations are defined in 3. Truth Table.
3. XA = Any valid address within the device.

IA = Identifier code address.

BA = Address within the block being erased, set block lock bit.

WA = Address of memory location to be written.

SRD = Data read from status register (See 6. Status Register Definition).

WD = Data to be written at location WA. Data is latched on the rising edge of F-WE or F-CE (whichever goes high first).

ID = Data read from identifier codes (See 5.2 Identifier Codes).

OA = OTP Address.

OD = Data to be written at location OA. Data is latched on the rising edge of F-WE or F-CE (whichever goes high first).

4. See Identifier Codes at next page.
5. See Write Protection Alternatives in section 5.4.
6. The clear block lock-bits operation simultaneously clears all block lock-bits.
7. If the permanent lock-bit is set, Set Block Lock-Bit and Clear Block Lock-Bits commands can not be done.
8. Once the permanent lock-bit is set, it cannot be cleared.
9. If the time between writing the Block Erase Resume command and writing the Block Erase Suspend command is shorter than t_{ERES} and both commands are written repeatedly, a longer time is required than standard block erase until the completion of the operation.


5.2 Identifier Codes⁽³⁾

Codes	Address [A ₁₉ to A ₀]	Data [DQ ₁₅ to DQ ₀]
Manufacture Code	00000H	00B0H
Device Code	00001H	00EBH
Block Lock Configuration ⁽²⁾	BA ⁽¹⁾ +2	DQ ₀ = 0 : Unlocked DQ ₀ = 1 : Locked
Permanent Lock Configuration ⁽²⁾	00003H	DQ ₀ = 0 : Unlocked DQ ₀ = 1 : Locked

Notes:

1. BA selects the specific block lock configuration code to be read.
2. DQ₁₅ to DQ₁ are reserved for future use.
3. Read Identifier Codes command is defined in 5.1 Command Definitions.

5.3 OTP Block Address Map



5.4 Write Protection Alternatives

Operation	F-V _{CCW}	F- \overline{RP}	F- \overline{WP}	Permanent Lock-Bit	Block Lock-Bit	Effect
Block Erase or Word Write	$\leq V_{CCWLK}$	X	X	X	X	All Blocks Locked.
	$>V_{CCWLK}^{(1)}$	V_{IL}	X	X	X	All Blocks Locked.
		V_{IL}			X	2 Boot Blocks Locked.
		V_{IH}				Block Erase and Word Write Enabled.
		V_{IL}			X	Block Erase and Word Write Disabled.
		V_{IH}				Block Erase and Word Write Disabled.
Full Chip Erase	$\leq V_{CCWLK}$	X	X	X	X	All Blocks Locked.
	$>V_{CCWLK}^{(1)}$	V_{IL}	X	X	X	All Blocks Locked.
		V_{IL}			X	All Unlocked Blocks are Erased. 2 Boot Blocks and Locked Blocks are Not Erased.
		V_{IH}				All Unlocked Blocks are Erased. Locked Blocks are Not Erased.
Set Block Lock-Bit	$\leq V_{CCWLK}$	X	X	X	X	Set Block Lock-Bit Disabled.
	$>V_{CCWLK}^{(1)}$	V_{IL}	X	X	X	Set Block Lock-Bit Disabled.
		V_{IH}	X	0	X	Set Block Lock-Bit Enabled.
		V_{IH}	X	1	X	Set Block Lock-Bit Disabled.
Clear Block Lock-Bits	$\leq V_{CCWLK}$	X	X	X	X	Clear Block Lock-Bits Disabled.
	$>V_{CCWLK}^{(1)}$	V_{IL}	X	X	X	Clear Block Lock-Bits Disabled.
		V_{IL}	X	0	X	Clear Block Lock-Bits Enabled.
		V_{IH}	X	1	X	Clear Block Lock-Bits Disabled.
Set Permanent Lock-Bit	$\leq V_{CCWLK}$	X	X	X	X	Set Permanent Lock-Bit Disabled.
	$>V_{CCWLK}^{(1)}$	V_{IL}	X	X	X	Set Permanent Lock-Bit Disabled.
		V_{IH}	X	X	X	Set Permanent Lock-Bit Enabled.

Note:

1. F-V_{CCW} is guaranteed only with the nominal voltages.

6. Status Register Definition

WSMS	BESS	ECBLBS	WWSLBS	VCCWS	WWSS	DPS	R
7	6	5	4	3	2	1	0

SR.7 = WRITE STATE MACHINE STATUS (WSMS) 1 = Ready 0 = Busy	Notes: Check F-RY/ \overline{BY} or SR.7 to determine Block Erase, Full Chip Erase, Word Write, OTP Write or Lock-Bit configuration completion before check SR.5 or SR.4. SR.6 - SR.1 are invalid while SR.7 = "0".
SR.6 = BLOCK ERASE SUSPEND STATUS (BESS) 1 = Block Erase Suspended 0 = Block Erase in Progress/Completed	
SR.5 = ERASE AND CLEAR BLOCK LOCK-BITS STATUS (ECBLBS) 1 = Error in Block Erase, Full Chip Erase or Clear Block Lock-Bits 0 = Successful Block Erase, Full Chip Erase or Clear Block Lock-Bits	If both SR.5 and SR.4 are "1"s after a Block Erase, Full Chip Erase or Lock-Bit configuration attempt, an improper command sequence was entered.
SR.4 = WORD WRITE AND SET LOCK-BIT STATUS (WWSLBS) 1 = Error in Word Write or Set Block/Permanent Lock-Bit 0 = Successful Word Write or Set Block/Permanent Lock-Bit	SR.3 does not provide a continuous indication of F-V _{CCW} level. The WSM (Write State Machine) interrogates and indicates the F-V _{CCW} level only after Block Erase, Full Chip Erase, Word Write, OTP Write or Lock-Bit Configuration command sequences. SR.3 is not guaranteed to reports accurate feedback only when F-V _{CCW} \neq V _{CCWH1/2} .
SR.3 = F-V _{CCW} STATUS (VCCWS) 1 = F-V _{CCW} Low Detect, Operation Abort 0 = F-V _{CCW} OK	SR.1 does not provide a continuous indication of permanent and block lock-bit and F-WP values. The WSM interrogates the permanent lock-bit, block lock-bit and F-WP only after Block Erase, Full Chip Erase, Word Write, OTP Write or Lock-Bit Configuration command sequences. It informs the system, depending on the attempted operation, if the block lock-bit is set, permanent lock-bit is set and/or F-WP is V _{IL} . Reading the block lock and permanent lock configuration codes after writing the Read Identifier Codes command indicates permanent and block lock-bit status.
SR.2 = WORD WRITE SUSPEND STATUS (WWSS) 1 = Word Write Suspended 0 = Word Write in Progress/Completed	SR.0 is reserved for future use and should be masked out when polling the status register.
SR.1 = DEVICE PROTECT STATUS (DPS) 1 = Block Lock-Bit, Permanent Lock-Bit and/or F-WP Lock Detected, Operation Abort 0 = Unlocked	
SR.0 = RESERVED FOR FUTURE ENHANCEMENTS (R)	

7. Memory Map for Flash Memory

Bottom Boot

[A19 ~ A0]

FFFFF	32K-word Main Block 30
F8000	32K-word Main Block 29
F7FFF	32K-word Main Block 28
F0000	32K-word Main Block 27
EFFFF	32K-word Main Block 26
E8000	32K-word Main Block 25
E7FFF	32K-word Main Block 24
E0000	32K-word Main Block 23
DFFFF	32K-word Main Block 22
D8000	32K-word Main Block 21
D7FFF	32K-word Main Block 20
D0000	32K-word Main Block 19
CFFFF	32K-word Main Block 18
C8000	32K-word Main Block 17
C7FFF	32K-word Main Block 16
C0000	32K-word Main Block 15
BFFFF	32K-word Main Block 14
B8000	32K-word Main Block 13
B7FFF	32K-word Main Block 12
B0000	32K-word Main Block 11
AFFFF	32K-word Main Block 10
A8000	32K-word Main Block 9
A7FFF	32K-word Main Block 8
A0000	32K-word Main Block 7
9FFFF	32K-word Main Block 6
98000	32K-word Main Block 5
97FFF	32K-word Main Block 4
90000	32K-word Main Block 3
8FFFF	32K-word Main Block 2
88000	32K-word Main Block 1
87FFF	4K-word Parameter Block 5
80000	4K-word Parameter Block 4
7FFFF	4K-word Parameter Block 3
78000	4K-word Parameter Block 2
77FFF	4K-word Parameter Block 1
70000	4K-word Parameter Block 0
6FFFF	4K-word Boot Block 1
68000	4K-word Boot Block 0
67FFF	
60000	
5FFFF	
58000	
57FFF	
50000	
4FFFF	
48000	
47FFF	
40000	
3FFFF	
38000	
37FFF	
30000	
2FFFF	
28000	
27FFF	
20000	
1FFFF	
18000	
17FFF	
10000	
0FFFF	
08000	
07FFF	
07000	
06FFF	
06000	
05FFF	
05000	
04FFF	
04000	
03FFF	
03000	
02FFF	
02000	
01FFF	
01000	
00FFF	
00000	

8. Absolute Maximum Ratings

Symbol	Parameter	Notes	Ratings	Unit
V_{CC}	Supply voltage	1,2	-0.2 to +3.6	V
V_{IN}	Input voltage	1,2,3,4	-0.2 to +3.6	V
T_A	Operating temperature		-40 to +85	°C
T_{STG}	Storage temperature		-65 to +125	°C
$F-V_{CCW}$	$F-V_{CCW}$ voltage	1,3,5	-0.3 to +13.0	V

Notes:

1. The maximum applicable voltage on any pins with respect to GND.
2. Except $F-V_{CCW}$.
3. -1.0V undershoot and $V_{CC} +1.0V$ overshoot are allowed when the pulse width is less than 20 nsec.
4. V_{IN} should not be over $V_{CC} +0.3V$.
5. Applying $12V \pm 0.3V$ to $F-V_{CCW}$ during erase/write can only be done for a maximum of 1000 cycles on each block. $F-V_{CCW}$ may be connected to $12V \pm 0.3V$ for total of 80 hours maximum. +13.0V overshoot is allowed when the pulse width is less than 20 nsec.

9. Recommended DC Operating Conditions

 $(T_A = -40^{\circ}C \text{ to } +85^{\circ}C)$

Symbol	Parameter	Notes	Min.	Typ.	Max.	Unit
$F-V_{CC}$	Supply Voltage		2.7	3.0	3.6	V
$S-V_{CC}$	Supply Voltage		2.7	3.0	3.3	V
V_{IH}	Input Voltage	1	2		$V_{CC} +0.2$	V
V_{IL}	Input Voltage		-0.2		0.4	V

Note:

1. V_{CC} is the lower of $F-V_{CC}$ or $S-V_{CC}$.

10. Pin Capacitance⁽¹⁾ $(T_A = 25^{\circ}C, f = 1MHz)$

Symbol	Parameter	Notes	Min.	Typ.	Max.	Unit	Condition
C_{IN}	Input capacitance				15	pF	$V_{IN} = 0V$
$C_{I/O}$	I/O capacitance				20	pF	$V_{I/O} = 0V$

Note:

1. Sampled but not 100% tested.

11. DC Electrical Characteristics⁽⁶⁾

DC Electrical Characteristics

 $(T_A = -40^\circ\text{C} \text{ to } +85^\circ\text{C}, F\text{-}V_{CC} = 2.7\text{V} \text{ to } 3.6\text{V}, S\text{-}V_{CC} = 2.7\text{V} \text{ to } 3.3\text{V})$

Symbol	Parameter	Notes	Min.	Typ. ⁽¹⁾	Max.	Unit	Conditions
I_{LI}	Input Leakage Current			± 1.5	μA	$V_{IN} = V_{CC}$ or GND	
I_{LO}	Output Leakage Current			± 1.5	μA	$V_{OUT} = V_{CC}$ or GND	
I_{CCS}	F-V _{CC} Standby Current	4		2	15	μA	CMOS Input $F\text{-}\overline{CE} = F\text{-}\overline{RP} = F\text{-}V_{CC} \pm 0.2\text{V}$
				0.2	2	mA	TTL Input $F\text{-}\overline{CE} = F\text{-}\overline{RP} = V_{IH}$
I_{CCAS}	F-V _{CC} Auto Power-Save Current	3,4		2	15	μA	CMOS Input $F\text{-}\overline{CE} = GND \pm 0.2\text{V}$
I_{CCD}	F-V _{CC} Reset Power-Down Current	4		2	15	μA	$F\text{-}\overline{RP} = GND \pm 0.2\text{V}$ $I_{OUT} (F\text{-}RY\text{/}\overline{BY}) = 0\text{mA}$
I_{CCR}	F-V _{CC} Read Current	4		15	25	mA	CMOS Input $F\text{-}\overline{CE} = GND, f = 5\text{MHz}, I_{OUT} = 0\text{mA}$
					30	mA	TTL Input $F\text{-}\overline{CE} = V_{IL}, f = 5\text{MHz}, I_{OUT} = 0\text{mA}$
I_{CCW}	F-V _{CC} Word Write or Set Lock-Bit Current	2		5	17	mA	$F\text{-}V_{CCW} = V_{CCWH1}$
				5	12	mA	$F\text{-}V_{CCW} = V_{CCWH2}$
I_{CCCE}	F-V _{CC} Block Erase, Full Chip Erase or Clear Block Lock-Bits Current	2		4	17	mA	$F\text{-}V_{CCW} = V_{CCWH1}$
				4	12	mA	$F\text{-}V_{CCW} = V_{CCWH2}$
I_{CCWS} I_{CCCES}	F-V _{CC} Word Write or Block Erase Suspend Current			1	6	mA	$F\text{-}\overline{CE} = V_{IH}$
I_{CCWS} I_{CCWR}	F-V _{CCW} Standby or Read Current	4		± 2	± 15	μA	$F\text{-}V_{CCW} \leq F\text{-}V_{CC}$
				10	200	μA	$F\text{-}V_{CCW} > F\text{-}V_{CC}$
I_{CCWAS}	F-V _{CCW} Auto Power-Save Current	3,4		0.1	5	μA	CMOS Input $F\text{-}\overline{CE} = GND \pm 0.2\text{V}$
I_{CCWD}	F-V _{CCW} Reset Power-Down Current	4		0.1	5	μA	$F\text{-}\overline{RP} = GND \pm 0.2\text{V}$
I_{CCWW}	F-V _{CCW} Word Write or Set Lock-Bit Current	2		12	40	mA	$F\text{-}V_{CCW} = V_{CCWH1}$
					30	mA	$F\text{-}V_{CCW} = V_{CCWH2}$
I_{CCWE}	F-V _{CCW} Block Erase, Full Chip Erase or Clear Block Lock-Bits Current	2		8	25	mA	$F\text{-}V_{CCW} = V_{CCWH1}$
					20	mA	$F\text{-}V_{CCW} = V_{CCWH2}$
I_{CCWWS} I_{CCWES}	F-V _{CCW} Word Write or Block Erase Suspend Current			10	200	μA	$F\text{-}V_{CCW} = V_{CCWH1/2}$
I_{SB}	S-V _{CC} Standby Current				10	μA	$S\text{-}\overline{CE}_1, S\text{-}CE_2 \geq S\text{-}V_{CC} - 0.2\text{V}$ or $S\text{-}CE_2 \leq 0.2\text{V}$
I_{SB1}	S-V _{CC} Standby Current				3	mA	$S\text{-}\overline{CE}_1 = V_{IH}$ or $S\text{-}CE_2 = V_{IL}$

DC Electrical Characteristics (Continue)
($T_A = -40^\circ\text{C}$ to $+85^\circ\text{C}$, $\text{F-V}_{\text{CC}} = 2.7\text{V}$ to 3.6V , $\text{S-V}_{\text{CC}} = 2.7\text{V}$ to 3.3V)

Symbol	Parameter	Notes	Min.	Typ. ⁽¹⁾	Max.	Unit	Conditions	
I_{CC1}	S- V_{CC} Operation Current				45	mA	$\text{S-}\overline{\text{CE}}_1 = \text{V}_{\text{IL}}$, $\text{S-}\overline{\text{CE}}_2 = \text{V}_{\text{IH}}$, $\text{V}_{\text{IN}} = \text{V}_{\text{IL}}$ or V_{IH}	$t_{\text{CYCLE}} = \text{Min.}$ $I_{\text{I/O}} = 0\text{mA}$
I_{CC2}	S- V_{CC} Operation Current				8	mA	$\text{S-}\overline{\text{CE}}_1 = 0.2\text{V}$, $\text{S-}\overline{\text{CE}}_2 = \text{S-V}_{\text{CC}} - 0.2\text{V}$, $\text{V}_{\text{IN}} = \text{S-V}_{\text{CC}} - 0.2\text{V}$ or 0.2V	$t_{\text{CYCLE}} = 1\mu\text{s}$ $I_{\text{I/O}} = 0\text{mA}$
V_{IL}	Input Low Voltage	2	-0.2		0.4	V		
V_{IH}	Input High Voltage	2	2		$\text{V}_{\text{CC}} + 0.2$	V		
V_{OL}	Output Low Voltage	2,7			0.4	V	$I_{\text{OL}} = 0.5\text{mA}$	
V_{OH}	Output High Voltage	2,7	2			V	$I_{\text{OH}} = -0.5\text{mA}$	
V_{CCWLK}	F- V_{CCW} Lockout during Normal Operations	2,5			1.5	V		
V_{CCWH1}	F- V_{CCW} during Block Erase, Full Chip Erase, Word Write or Lock-Bit configuration Operations		2.7		3.6	V		
V_{CCWH2}	F- V_{CCW} during Block Erase, Full Chip Erase, Word Write or Lock-Bit configuration Operations	8	11.7		12.3	V		
V_{LK0}	F- V_{CC} Lockout Voltage		2			V		

Notes:

1. All currents are in RMS unless otherwise noted. Reference values at $\text{V}_{\text{CC}} = 3.0\text{V}$ and $T_A = +25^\circ\text{C}$.
2. Sampled, not 100% tested.
3. The Automatic Power Savings (APS) feature is placed automatically power save mode that addresses not switching more than 300ns while read mode.
4. CMOS inputs are either $\text{V}_{\text{CC}} \pm 0.2\text{V}$ or $\text{GND} \pm 0.2\text{V}$. TTL inputs are either V_{IL} or V_{IH} .
5. Block erases, full chip erase, word writes and lock-bits configurations are inhibited when $\text{F-V}_{\text{CCW}} \leq \text{V}_{\text{CCWLK}}$ and not guaranteed in the range between V_{CCWLK} (Max.) and V_{CCWH} (Min.), and above V_{CCWH} (Max.).
6. V_{CC} includes both F- V_{CC} and S- V_{CC} .
7. Includes F-RY/ $\overline{\text{BY}}$.
8. Applying V_{CCWH2} to F- V_{CCW} during erase/write can only be done for a maximum of 1000 cycles on each block. F- V_{CCW} may be connected to V_{CCWH2} for a total of 80 hours maximum.

12. AC Electrical Characteristics for Flash Memory

12.1 AC Test Conditions

Input pulse level	0 V to 2.7 V
Input rise and fall time	10 ns
Input and Output timing Ref. level	1.35 V
Output load	1TTL + C_L (50pF)

12.2 Read Cycle

 $(T_A = -40^\circ\text{C} \text{ to } +85^\circ\text{C}, F-V_{CC} = 2.7\text{V} \text{ to } 3.6\text{V})$

Symbol	Parameter	Notes	Min.	Max.	Unit
t_{AVAV}	Read Cycle Time		90		ns
t_{AVQV}	Address to Output Delay			90	ns
t_{ELQV}	$F-\overline{CE}$ to Output Delay	1		90	ns
t_{PHQV}	$F-\overline{RP}$ High to Output Delay			600	ns
t_{GLQV}	$F-\overline{OE}$ to Output Delay	1		40	ns
t_{ELQX}	$F-\overline{CE}$ to Output in Low-Z		0		ns
t_{EHQZ}	$F-\overline{CE}$ High to Output in High-Z			40	ns
t_{GLQX}	$F-\overline{OE}$ to Output in Low-Z		0		ns
t_{GHQZ}	$F-\overline{OE}$ High to Output in High-Z			15	ns
t_{OH}	Output Hold form Address, $F-\overline{CE}$ or $F-\overline{OE}$ Change, Whichever Occurs First		0		ns

Note:

1. $F-\overline{OE}$ may be delayed up to $t_{ELQV} - t_{GLQV}$ after the falling edge of $F-\overline{CE}$ without impact on t_{ELQV} .

12.3 Write Cycle (F- \overline{WE} Controlled)^(1,5)(T_A = -40°C to +85°C, F-V_{CC} = 2.7V to 3.6V)

Symbol	Parameter	Notes	Min.	Max.	Unit
t _{AVAV}	Write Cycle Time		90		ns
t _{PHWL}	F- \overline{RP} High Recovery to F- \overline{WE} Going Low	2	1		μs
t _{ELWL}	F- \overline{CE} Setup to F- \overline{WE} Going Low		10		ns
t _{WLWH}	F- \overline{WE} Pulse Width		50		ns
t _{SHWH}	F- \overline{WP} V _{IH} Setup to F- \overline{WE} Going High	2	100		ns
t _{VPWH}	F-V _{CCW} Setup to F- \overline{WE} Going High	2	100		ns
t _{AVWH}	Address Setup to F- \overline{WE} Going High	3	50		ns
t _{DVWH}	Data Setup to F- \overline{WE} Going High	3	50		ns
t _{WHDX}	Data Hold from F- \overline{WE} High		0		ns
t _{WHAX}	Address Hold from F- \overline{WE} High		0		ns
t _{WHEH}	F- \overline{CE} Hold from F- \overline{WE} High		10		ns
t _{WHWL}	F- \overline{WE} Pulse Width High		30		ns
t _{WHRL}	F- \overline{WE} going High to F-RY/ \overline{BY} Going Low or SR.7 Going "0"			100	ns
t _{WHGL}	Write Recovery before Read		0		ns
t _{QVVL}	F-V _{CCW} V _{IH} Hold from Valid SRD, F-RY/ \overline{BY} High-Z	2,4	0		ns
t _{QVSL}	F- \overline{WP} V _{IH} Hold from Valid SRD, F-RY/ \overline{BY} High-Z	2,4	0		ns

Notes:

1. Read timing characteristics during block erase, full chip erase, word write and lock-bit configurations are the same as during read-only operations. Refer to AC Characteristics for Read Cycle.
2. Sampled, not 100% tested.
3. Refer to Section 5. Command Definitions for Flash Memory for valid A_{IN} and D_{IN} for block erase, full chip erase, word write or lock-bit configuration.
4. F-V_{CCW} should be held at V_{CCWH1/2} until determination of block erase, full chip erase, word write or lock-bit configuration success (SR.1/3/4/5 = 0).
5. It is written when F- \overline{CE} and F- \overline{WE} are active. The address and data needed to execute a command are latched on the rising edge of F- \overline{WE} or F- \overline{CE} (Whichever goes high first).

12.4 Write Cycle (F- \overline{CE} Controlled)^(1,5)(T_A = -40°C to +85°C, F-V_{CC} = 2.7V to 3.6V)

Symbol	Parameter	Notes	Min.	Max.	Unit
t _{AVAV}	Write Cycle Time		90		ns
t _{PHEL}	F- \overline{RP} High Recovery to F- \overline{CE} Going Low	2	1		μ s
t _{WLEL}	F- \overline{WE} Setup to F- \overline{CE} Going Low		0		ns
t _{LEEH}	F- \overline{CE} Pulse Width		65		ns
t _{SHEH}	F- \overline{WP} V _{IH} Setup to F- \overline{CE} Going High	2	100		ns
t _{VPEH}	F-V _{CCW} Setup to F- \overline{CE} Going High	2	100		ns
t _{AVEH}	Address Setup to F- \overline{CE} Going High	3	50		ns
t _{DVEH}	Data Setup to F- \overline{CE} Going High	3	50		ns
t _{EHDX}	Data Hold from F- \overline{CE} High		0		ns
t _{EHAX}	Address Hold from F- \overline{CE} High		0		ns
t _{EHWH}	F- \overline{WE} Hold from F- \overline{CE} High		0		ns
t _{EHEL}	F- \overline{CE} Pulse Width High		25		ns
t _{EHRL}	F- \overline{CE} going High to F-RY/ \overline{BY} Going Low or SR.7 Going "0"			100	ns
t _{EHGL}	Write Recovery before Read		0		ns
t _{QVVL}	F-V _{CCW} V _{IH} Hold from Valid SRD, F-RY/ \overline{BY} High-Z	2,4	0		ns
t _{QVSL}	F- \overline{WP} V _{IH} Hold from Valid SRD, F-RY/ \overline{BY} High-Z	2,4	0		ns

Notes:

1. In systems where F- \overline{CE} defines the write pulse width (within a longer F- \overline{WE} timing waveform), all setup, hold and inactive F- \overline{WE} times should be measured relative to the F- \overline{CE} waveform.
2. Sampled, not 100% tested.
3. Refer to Section 5. Command Definitions for Flash Memory for valid A_{IN} and D_{IN} for block erase, full chip erase, word write or lock-bit configuration.
4. F-V_{CCW} should be held at V_{CCWH1/2} until determination of block erase, full chip erase, word write or lock-bit configuration success (SR.1/3/4/5=0).
5. It is written when F- \overline{CE} and F- \overline{WE} are active. The address and data needed to execute a command are latched on the rising edge of F- \overline{WE} or F- \overline{CE} (Whichever goes high first).


12.5 Block Erase, Full Chip Erase, Word Write and Lock-Bits Configuration Performance⁽³⁾(T_A = -40°C to +85°C, F-V_{CC} = 2.7V to 3.6V)


Symbol	Parameter	Notes	F-V _{CCW} = 2.7V to 3.6V			F-V _{CCW} = 11.7V to 12.3V			Unit
			Min.	Typ. ⁽¹⁾	Max.	Min.	Typ. ⁽¹⁾	Max.	
t _{WHQV1} t _{EHQV1}	Word Write Time	32K-Word Block	2		33	200		20	
		4K-Word Block	2		36	200		27	
	Block Write Time	32K-Word Block	2		1.1	4		0.66	
		4K-Word Block	2		0.15	0.5		0.12	
t _{WHQV2} t _{EHQV2}	Block Erase Time	32K-Word Block	2		1.2	6		0.9	
		4K-Word Block	2		0.6	5		0.5	
	Full Chip Erase Time		2		42	210		32	
t _{WHQV3} t _{EHQV3}	Set Lock-Bit Time		2		56	200		42	
t _{WHQV4} t _{EHQV4}	Clear Block Lock-Bits Time		2		1	5		0.69	
t _{WHRZ1} t _{EHRZ1}	Word Write Suspend Latency Time to Read		4		6	15		6	15
t _{WHRZ2} t _{EHRZ2}	Block Erase Suspend Latency Time to Read		4		16	30		16	30
t _{ERES}	Block Erase Resume command - Block Erase Suspend command	5	600				600		

Notes:

1. Reference values at T_A = +25°C and F-V_{CC} = 3.0V, F-V_{CCW} = 3.0V or 12.0V. Assumes corresponding lock-bits are not set. Subject to change based on device characterization.
2. Excludes system-level overhead.
3. Sampled, not 100% tested.
4. A Latency time is required from issuing suspend command (F- \overline{WE} or F- \overline{CE} going high) until F-RY/ \overline{BY} going High-Z or SR.7 going “1”.
5. If the time between writing the Block Erase Resume command and writing the Block Erase Suspend command is shorter than t_{ERES} and both commands are written repeatedly, a longer time is required than standard block erase until the completion of the operation.


12.6 Flash Memory AC Characteristics Timing Chart

Read Cycle Timing Chart

Write Cycle Timing Chart (F- \overline{WE} Controlled)

Notes:

1. F-VCC power-up and standby.
2. Write each setup command.
3. Write each confirm command or valid address and data.
4. Automated erase or program delay.
5. Read status register data.
6. Write Read Array command.

Write Cycle Timing Chart (F- \overline{CE} Controlled)

Notes:


1. F-VCC power-up and standby.
2. Write each setup command.
3. Write each confirm command or valid address and data.
4. Automated erase or program delay.
5. Read status register data.
6. Write Read Array command.

12.7 Reset Operations^(1,2) $(T_A = -40^\circ\text{C} \text{ to } +85^\circ\text{C}, F-V_{CC} = 2.7\text{V} \text{ to } 3.6\text{V})$


Symbol	Parameter	Notes	Min.	Max.	Unit
t_{PLPH}	F- \overline{RP} Pulse Low Time (If F- \overline{RP} is tied to V_{CC} , this specification is not applicable.)		100		ns
t_{PLRZ}	F- \overline{RP} Low to Reset during Block Erase, Full Chip Erase, Word Write or lock-bit configuration			30	μs
t_{VPH}	$F-V_{CC} = 2.7\text{V}$ to F- \overline{RP} High	3	100		ns

Notes:


1. If F- \overline{RP} is asserted while a block erase, full chip erase, word write or lock-bit configuration operation is not executing, the reset will complete within 100ns.
2. A reset time, t_{PHQV} is required from the later of F-RY/ \overline{BY} (SR.7) going High-Z ("1") or F- \overline{RP} going high until outputs are valid. Refer to AC Characteristics-Read Cycle for t_{PHQV} .
3. When the device power-up, holding F- \overline{RP} low minimum 100ns is required after F- V_{CC} has been in predefined range and also has been in stable there.

AC Waveform for Reset Operation

(A) Reset During Read Array Mode



(B) Reset During Block Erase, Full Chip Erase, Word Write or Lock-Bit configuration

(C) F- \overline{RP} Rising Timing

13. AC Electrical Characteristics for SRAM

13.1 AC Test Conditions

Input pulse level	0.4 V to 2.2 V
Input rise and fall time	5 ns
Input and Output timing Ref. level	1.5 V
Output load	ITTL + C_L (30pF) ⁽¹⁾

Note:

1. Including scope and socket capacitance.

13.2 Read Cycle

 $(T_A = -40^\circ\text{C} \text{ to } +85^\circ\text{C}, S-V_{CC} = 2.7\text{V} \text{ to } 3.3\text{V})$

Symbol	Parameter	Notes	Min.	Max.	Unit
t_{RC}	Read Cycle Time		85		ns
t_{AA}	Address access time			85	ns
t_{ACE1}	Chip enable access time (S- \overline{CE}_1)			85	ns
t_{ACE2}	Chip enable access time (S- CE_2)			85	ns
t_{BE}	Byte enable access time			85	ns
t_{OE}	Output enable to output valid			45	ns
t_{OH}	Output hold from address change		15		ns
t_{LZ1}	S- \overline{CE}_1 Low to output active	1	10		ns
t_{LZ2}	S- CE_2 High to output active	1	10		ns
t_{OLZ}	S- \overline{OE} Low to output active	1	5		ns
t_{BLZ}	S- \overline{UB} or S- \overline{LB} Low to output active	1	10		ns
t_{HZ1}	S- \overline{CE}_1 High to output in High-Z	1	0	25	ns
t_{HZ2}	S- CE_2 Low to output in High-Z	1	0	25	ns
t_{OHZ}	S- \overline{OE} High to output in High-Z	1	0	25	ns
t_{BHZ}	S- \overline{UB} or S- \overline{LB} High to output in High-Z	1	0	25	ns

Note:

1. Active output to High-Z and High-Z to output active tests specified for a $\pm 200\text{mV}$ transition from steady state levels into the test load.

13.3 Write Cycle


(TA = -40°C to +85°C, S-VCC = 2.7V to 3.3V)


Symbol	Parameter	Notes	Min.	Max.	Unit
t _{WC}	Write cycle time		85		ns
t _{CW}	Chip enable to end of write		70		ns
t _{AW}	Address valid to end of write		70		ns
t _{BW}	Byte select time		70		ns
t _{AS}	Address setup time		0		ns
t _{WP}	Write pulse width		60		ns
t _{WR}	Write recovery time		0		ns
t _{DW}	Input data setup time		35		ns
t _{DH}	Input data hold time		0		ns
t _{OW}	S- <u>WE</u> High to output active	1	5		ns
t _{WZ}	S- <u>WE</u> Low to output in High-Z	1	0	25	ns

Note:

1. Active output to High-Z and High-Z to output active tests specified for a $\pm 200\text{mV}$ transition from steady state levels into the test load.


13.4 SRAM AC Characteristics Timing Chart

Read Cycle Timing Chart

Write Cycle Timing Chart (S-WE Controlled)


Notes:

1. A write occurs during the overlap of a low S-CE₁, a high S-CE₂ and a low S-WE.
A write begins at the latest transition among S-CE₁ going low, S-CE₂ going high and S-WE going low.
A write ends at the earliest transition among S-CE₁ going high, S-CE₂ going low and S-WE going high.
 t_{WP} is measured from the beginning of write to the end of write.
2. t_{CW} is measured from the later of S-CE₁ going low or S-CE₂ going high to the end of write.
3. t_{BW} is measured from the time of going low S-UB or low S-LB to the end of write.
4. t_{AS} is measured from the address valid to beginning of write.
5. t_{WR} is measured from the end of write to the address change. t_{WR} applies in case a write ends at S-CE₁ going high, S-CE₂ going low or S-WE going high.
6. During this period DQ pins are in the output state, therefore the input signals of opposite phase to the outputs must not be applied.
7. If S-CE₁ goes low or S-CE₂ goes high simultaneously with S-WE going low or after S-WE going low, the outputs remain in high impedance state.
8. If S-CE₁ goes high or S-CE₂ goes low simultaneously with S-WE going high or before S-WE going high, the outputs remain in high impedance state.

Write Cycle Timing Chart (S- \overline{CE} Controlled)

Notes:

1. A write occurs during the overlap of a low S- \overline{CE}_1 , a high S- \overline{CE}_2 and a low S- \overline{WE} .
A write begins at the latest transition among S- \overline{CE}_1 going low, S- \overline{CE}_2 going high and S- \overline{WE} going low.
A write ends at the earliest transition among S- \overline{CE}_1 going high, S- \overline{CE}_2 going low and S- \overline{WE} going high.
t_{wp} is measured from the beginning of write to the end of write.
2. t_{cw} is measured from the later of S- \overline{CE}_1 going low or S- \overline{CE}_2 going high to the end of write.
3. t_{bw} is measured from the time of going low S- \overline{UB} or low S- \overline{LB} to the end of write.
4. t_{as} is measured from the address valid to beginning of write.
5. t_{wr} is measured from the end of write to the address change. t_{wr} applies in case a write ends at S- \overline{CE}_1 going high, S- \overline{CE}_2 going low or S- \overline{WE} going high.

Write Cycle Timing Chart (S- \overline{UB} , S- \overline{LB} Controlled)

Notes:

1. A write occurs during the overlap of a low S- \overline{CE}_1 , a high S- \overline{CE}_2 and a low S- \overline{WE} .
A write begins at the latest transition among S- \overline{CE}_1 going low, S- \overline{CE}_2 going high and S- \overline{WE} going low.
A write ends at the earliest transition among S- \overline{CE}_1 going high, S- \overline{CE}_2 going low and S- \overline{WE} going high.
 t_{WP} is measured from the beginning of write to the end of write.
2. t_{CW} is measured from the later of S- \overline{CE}_1 going low or S- \overline{CE}_2 going high to the end of write.
3. t_{BW} is measured from the time of going low S- \overline{UB} or low S- \overline{LB} to the end of write.
4. t_{AS} is measured from the address valid to beginning of write.
5. t_{WR} is measured from the end of write to the address change. t_{WR} applies in case a write ends at S- \overline{CE}_1 going high, S- \overline{CE}_2 going low or S- \overline{WE} going high.


14. Data Retention Characteristics for SRAM

(T_A = -40°C to +85°C)

Symbol	Parameter	Note	Min.	Typ. ⁽¹⁾	Max.	Unit	Conditions
V _{CCDR}	Data Retention Supply voltage	2	1.5		3.3	V	S-CE ₂ ≤ 0.2V or S-CE ₁ ≥ S-V _{CC} - 0.2V
I _{CCDR}	Data Retention Supply current	2			10	μA	S-V _{CC} = 3.0V, S-CE ₂ ≤ 0.2V or S-CE ₁ ≥ S-V _{CC} - 0.2V
t _{CDR}	Chip enable setup time		0			ns	
t _R	Chip enable hold time		t _{RC}			ns	


Notes

1. Reference value at T_A = 25°C, S-V_{CC} = 3.0V.
2. S-CE₁ ≥ S-V_{CC} - 0.2V, S-CE₂ ≥ S-V_{CC} - 0.2V (S-CE₁ controlled) or S-CE₂ ≤ 0.2V (S-CE₂ controlled).

Data Retention timing chart (S-CE₁ Controlled)⁽¹⁾

Note:

1. To control the data retention mode at S-CE₁, fix the input level of S-CE₂ between "V_{CCDR} and V_{CCDR}-0.2V" or "0V and 0.2V" during the data retention mode.

Data Retention timing chart (S-CE₂ Controlled)

15. Notes

This product is a stacked CSP package that a 16M (x16) bit Flash Memory and a 2M (x16) bit SRAM are assembled into.

- Supply Power

Maximum difference (between F-V_{CC} and S-V_{CC}) of the voltage is less than 0.3V.

- Power Supply and Chip Enable of Flash Memory and SRAM (F- \overline{CE} , S- \overline{CE}_1 , S- CE_2)

S- \overline{CE}_1 should not be "low" and S- CE_2 should not be "high" when F- \overline{CE} is "low" simultaneously.

If the two memories are active together, possibly they may not operate normally by interference noises or data collision on DQ bus.

Both F-V_{CC} and S-V_{CC} are needed to be applied by the recommended supply voltage at the same time except SRAM data retention mode.

- Power Up Sequence

When turning on Flash memory power supply, keep F- \overline{RP} "low". After F-V_{CC} reaches over 2.7V, keep F- \overline{RP} "low" for more than 100nsec.

- Device Decoupling

The power supply is needed to be designed carefully because one of the SRAM and the Flash Memory is in standby mode when the other is active. A careful decoupling of power supplies is necessary between SRAM and Flash Memory. Note peak current caused by transition of control signals (F- \overline{CE} , S- \overline{CE}_1 , S- CE_2).

16. Flash Memory Data Protection

Noises having a level exceeding the limit specified in the specification may be generated under specific operating conditions on some systems. Such noises, when induced onto F-WE signal or power supply, may be interpreted as false commands, causing undesired memory updating. To protect the data stored in the flash memory against unwanted writing, systems operating with the flash memory should have the following write protect designs, as appropriate.

■ The below describes data protection method.

1. Protecting data in specific block

- By setting a F-WP to low, only the boot block can be protected against overwriting. Parameter and main blocks cannot be locked. System program, etc., can be locked by storing them in the boot block.
For further information on setting/resetting of lock bit, and controlling of F-WP and F-RP refer to the specification.
(See Chapter 5. Command Definitions for Flash Memory)

2. Data protection through F-V_{CCW}

- When the level of F-V_{CCW} is lower than V_{CCWLK} (lockout voltage), write operation on the flash memory is disabled.
All blocks are locked and the data in the blocks are completely write protected.
- For the lockout voltage, refer to the specification. (See Chapter 11. DC Electrical Characteristics for Flash Memory)

■ Data Protection during voltage transition

1. Data protection thorough F-RP

- When the F-RP is kept low during power up and power down sequence, write operation on the flash memory is disabled, write protecting all blocks.
- For the details of F-RP control, refer to the specification.
(See Chapter 12. AC Electrical Characteristics for Flash Memory)

17. Design Considerations

1. Power Supply Decoupling

To avoid a bad effect to the system by flash memory power switching characteristics, each device should have a $0.1\mu\text{F}$ ceramic capacitor connected between its F-V_{CC} and GND and between its F-V_{CCW} and GND.

Low inductance capacitors should be placed as close as possible to package leads.

2. F-V_{CCW} Trace on Printed Circuit Boards

Updating the memory contents of flash memories that reside in the target system requires that the printed circuit board designer pay attention to the F-V_{CCW} Power Supply trace. Use similar trace widths and layout considerations given to the F-V_{CC} power bus.

3. The Inhibition of Overwrite Operation

Please do not execute reprogramming “0” for the bit which has already been programmed “0”. Overwrite operation may generate unerasable bit.

In case of reprogramming “0” to the data which has been programmed “1”.

- Program “0” for the bit in which you want to change data from “1” to “0”.
- Program “1” for the bit which has already been programmed “0”.

For example, changing data from “1011110110111101” to “1010110110111100” requires “11101111111110” programming.

4. Power Supply

Block erase, full chip erase, word write and lock-bit configuration and OTP program with an invalid F-V_{CCW} (See Chapter 11. DC Electrical Characteristics) produce spurious results and should not be attempted.


Device operations at invalid F-V_{CC} voltage (See Chapter 11. DC Electrical Characteristics) produce spurious results and should not be attempted.

18. Related Document Information⁽¹⁾

Document No.	Document Name
FUM99902	LH28F800BJ, LH28F160BJ, LH28F320BJ Series Appendix

Note:

1. International customers should contact their local SHARP or distribution sales offices.




名称 NAME	FBGA072/064-P-0811(LCSP072/064-P-0811)			備考 NOTE
DRAWING NO.	AA2149	UNIT	mm	

A-1 RECOMMENDED OPERATING CONDITIONS

A-1.1 At Device Power-Up

AC timing illustrated in Figure A-1 is recommended for the supply voltages and the control signals at device power-up. If the timing in the figure is ignored, the device may not operate correctly.



*1 To prevent the unwanted writes, system designers should consider the F-V_{CCW} (F-V_{PP}) switch, which connects F-V_{CCW} (F-V_{PP}) to GND during read operations and V_{CCWH1/2} (V_{PPH1/2}) during write or erase operations. See the application note AP-007-SW-E for details.

Figure A-1. AC Timing at Device Power-Up

For the AC specifications t_{VR}, t_R, t_F in the figure, refer to the next page. See the "AC Electrical Characteristics for Flash Memory" described in specifications for the supply voltage range, the operating temperature and the AC specifications not shown in the next page.

A-1.1.1 Rise and Fall Time

Symbol	Parameter	Notes	Min.	Max.	Unit
t_{VR}	F-V _{CC} Rise Time	1	0.5	30000	$\mu\text{s}/\text{V}$
t_R	Input Signal Rise Time	1, 2		1	$\mu\text{s}/\text{V}$
t_F	Input Signal Fall Time	1, 2		1	$\mu\text{s}/\text{V}$

NOTES:

1. Sampled, not 100% tested.
2. This specification is applied for not only the device power-up but also the normal operations.
 t_R (Max.) and t_F (Max.) for F-RP are 50 $\mu\text{s}/\text{V}$.

A-1.2 Glitch Noises

Do not input the glitch noises which are below V_{IH} (Min.) or above V_{IL} (Max.) on address, data, reset, and control signals, as shown in Figure A-2 (b). The acceptable glitch noises are illustrated in Figure A-2 (a).




Figure A-2. Waveform for Glitch Noises

See the "DC Electrical Characteristics" described in specifications for V_{IH} (Min.) and V_{IL} (Max.).

A-2 RELATED DOCUMENT INFORMATION⁽¹⁾

Document No.	Document Name
AP-001-SD-E	Flash Memory Family Software Drivers
AP-006-PT-E	Data Protection Method of SHARP Flash Memory
AP-007-SW-E	RP#, V _{pp} Electric Potential Switching Circuit

NOTE:

1. International customers should contact their local SHARP or distribution sales office.

SPECIFICATIONS ARE SUBJECT TO CHANGE WITHOUT NOTICE.

Suggested applications (if any) are for standard use; See Important Restrictions for limitations on special applications. See Limited Warranty for SHARP's product warranty. The Limited Warranty is in lieu, and exclusive of, all other warranties, express or implied. ALL EXPRESS AND IMPLIED WARRANTIES, INCLUDING THE WARRANTIES OF MERCHANTABILITY, FITNESS FOR USE AND FITNESS FOR A PARTICULAR PURPOSE, ARE SPECIFICALLY EXCLUDED. In no event will SHARP be liable, or in any way responsible, for any incidental or consequential economic or property damage.

**NORTH AMERICA**

SHARP Microelectronics of the Americas
5700 NW Pacific Rim Blvd.
Camas, WA 98607, U.S.A.
Phone: (1) 360-834-2500
Fax: (1) 360-834-8903
Fast Info: (1) 800-833-9437
www.sharpsma.com

EUROPE

SHARP Microelectronics Europe
Division of Sharp Electronics (Europe) GmbH
Sonninstrasse 3
20097 Hamburg, Germany
Phone: (49) 40-2376-2286
Fax: (49) 40-2376-2232
www.sharpsme.com

JAPAN

SHARP Corporation
Electronic Components & Devices
22-22 Nagaike-cho, Abeno-Ku
Osaka 545-8522, Japan
Phone: (81) 6-6621-1221
Fax: (81) 6117-725300/6117-725301
www.sharp-world.com

TAIWAN

SHARP Electronic Components
(Taiwan) Corporation
8F-A, No. 16, Sec. 4, Nanking E. Rd.
Taipei, Taiwan, Republic of China
Phone: (886) 2-2577-7341
Fax: (886) 2-2577-7326/2-2577-7328

SINGAPORE

SHARP Electronics (Singapore) PTE., Ltd.
438A, Alexandra Road, #05-01/02
Alexandra Technopark,
Singapore 119967
Phone: (65) 271-3566
Fax: (65) 271-3855

KOREA

SHARP Electronic Components
(Korea) Corporation
RM 501 Geosung B/D, 541
Dohwa-dong, Mapo-ku
Seoul 121-701, Korea
Phone: (82) 2-711-5813 ~ 8
Fax: (82) 2-711-5819

CHINA

SHARP Microelectronics of China
(Shanghai) Co., Ltd.
28 Xin Jin Qiao Road King Tower 16F
Pudong Shanghai, 201206 P.R. China
Phone: (86) 21-5854-7710/21-5834-6056
Fax: (86) 21-5854-4340/21-5834-6057
Head Office:
No. 360, Bashen Road,
Xin Development Bldg. 22
Waigaoqiao Free Trade Zone Shanghai
200131 P.R. China
Email: smc@china.global.sharp.co.jp

HONG KONG

SHARP-ROXY (Hong Kong) Ltd.
3rd Business Division,
17/F, Admiralty Centre, Tower 1
18 Harcourt Road, Hong Kong
Phone: (852) 28229311
Fax: (852) 28660779
www.sharp.com.hk
Shenzhen Representative Office:
Room 13B1, Tower C,
Electronics Science & Technology Building
Shen Nan Zhong Road
Shenzhen, P.R. China
Phone: (86) 755-3273731
Fax: (86) 755-3273735

射 频 和 天 线 设 计 培 训 课 程 推 荐

易迪拓培训(www.edatop.com)由数名来自于研发第一线的资深工程师发起成立，致力并专注于微波、射频、天线设计研发人才的培养；我们于 2006 年整合合并微波 EDA 网(www.mweda.com)，现已发展成为国内最大的微波射频和天线设计人才培养基地，成功推出多套微波射频以及天线设计经典培训课程和 ADS、HFSS 等专业软件使用培训课程，广受客户好评；并先后与人民邮电出版社、电子工业出版社合作出版了多本专业图书，帮助数万名工程师提升了专业技术能力。客户遍布中兴通讯、研通高频、埃威航电、国人通信等多家国内知名公司，以及台湾工业技术研究院、永业科技、全一电子等多家台湾地区企业。

易迪拓培训课程列表：<http://www.edatop.com/peixun/rfe/129.html>



射频工程师养成培训课程套装

该套装精选了射频专业基础培训课程、射频仿真设计培训课程和射频电路测量培训课程三个类别共 30 门视频培训课程和 3 本图书教材；旨在引领学员全面学习一个射频工程师需要熟悉、理解和掌握的专业知识和研发设计能力。通过套装的学习，能够让学员完全达到和胜任一个合格的射频工程师的要求…

课程网址：<http://www.edatop.com/peixun/rfe/110.html>

ADS 学习培训课程套装

该套装是迄今国内最全面、最权威的 ADS 培训教程，共包含 10 门 ADS 学习培训课程。课程是由具有多年 ADS 使用经验的微波射频与通信系统设计领域资深专家讲解，并多结合设计实例，由浅入深、详细而又全面地讲解了 ADS 在微波射频电路设计、通信系统设计和电磁仿真设计方面的内容。能让您在最短的时间内学会使用 ADS，迅速提升个人技术能力，把 ADS 真正应用到实际研发工作中去，成为 ADS 设计专家…



课程网址：<http://www.edatop.com/peixun/ads/13.html>



HFSS 学习培训课程套装

该套课程套装包含了本站全部 HFSS 培训课程，是迄今国内最全面、最专业的 HFSS 培训教程套装，可以帮助您从零开始，全面深入学习 HFSS 的各项功能和在多个方面的工程应用。购买套装，更可超值赠送 3 个月免费学习答疑，随时解答您学习过程中遇到的棘手问题，让您的 HFSS 学习更加轻松顺畅…

课程网址：<http://www.edatop.com/peixun/hfss/11.html>

CST 学习培训课程套装

该培训套装由易迪拓培训联合微波 EDA 网共同推出, 是最全面、系统、专业的 CST 微波工作室培训课程套装, 所有课程都由经验丰富的专家授课, 视频教学, 可以帮助您从零开始, 全面系统地学习 CST 微波工作的各项功能及其在微波射频、天线设计等领域的设计应用。且购买该套装, 还可超值赠送 3 个月免费学习答疑…



课程网址: <http://www.edatop.com/peixun/cst/24.html>



HFSS 天线设计培训课程套装

套装包含 6 门视频课程和 1 本图书, 课程从基础讲起, 内容由浅入深, 理论介绍和实际操作讲解相结合, 全面系统的讲解了 HFSS 天线设计的全过程。是国内最全面、最专业的 HFSS 天线设计课程, 可以帮助您快速学习掌握如何使用 HFSS 设计天线, 让天线设计不再难…

课程网址: <http://www.edatop.com/peixun/hfss/122.html>

13.56MHz NFC/RFID 线圈天线设计培训课程套装

套装包含 4 门视频培训课程, 培训将 13.56MHz 线圈天线设计原理和仿真设计实践相结合, 全面系统地讲解了 13.56MHz 线圈天线的工作原理、设计方法、设计考量以及使用 HFSS 和 CST 仿真分析线圈天线的具体操作, 同时还介绍了 13.56MHz 线圈天线匹配电路的设计和调试。通过该套课程的学习, 可以帮助您快速学习掌握 13.56MHz 线圈天线及其匹配电路的原理、设计和调试…



详情浏览: <http://www.edatop.com/peixun/antenna/116.html>

我们的课程优势:

- ※ 成立于 2004 年, 10 多年丰富的行业经验,
- ※ 一直致力并专注于微波射频和天线设计工程师的培养, 更了解该行业对人才的要求
- ※ 经验丰富的一线资深工程师讲授, 结合实际工程案例, 直观、实用、易学

联系我们:

- ※ 易迪拓培训官网: <http://www.edatop.com>
- ※ 微波 EDA 网: <http://www.mweda.com>
- ※ 官方淘宝店: <http://shop36920890.taobao.com>