# AR5005 EEPROM Device Configuration Guide

PRELIMINARY Revision March 2005



© 2000–2005 by Atheros Communications, Inc. All rights reserved.

ATHEROS<sup>™</sup>, 5-UP<sup>™</sup>, Driving the Wireless Future<sup>™</sup>, Atheros Driven<sup>™</sup>, Atheros Turbo Mode<sup>™</sup>, and the Air is Cleaner at 5-GHz<sup>™</sup> are trademarks of Atheros Communications, Inc. The Atheros logo is a registered trademark of Atheros Communications, Inc. All other trademarks are the property of their respective holders.

# Notice

The information in this document has been carefully reviewed and is believed to be accurate. Nonetheless, this document is subject to change without notice, and Atheros Communications, Inc. (Atheros) assumes no responsibility for any inaccuracies that may be contained in this document, and makes no commitment to update or to keep current the contained information, or to notify a person or organization of any updates. Atheros reserves the right to make changes, at any time, in order to improve reliability, function or design and to attempt to supply the best product possible. Atheros does not represent that products described herein are free from patent infringement or from any other third party right.

No part of this document may be reproduced, adapted or transmitted in any form or by any means, electronic or mechanical, for any purpose, except as expressly set forth in a written agreement signed by Atheros. Atheros or its affiliates may have patents or pending patent applications, trademarks, copyrights, maskwork rights or other intellectual property rights that apply to the ideas, material and information expressed herein. No license to such rights is provided except as expressly set forth in a written agreement signed by Atheros.

ATHEROS MAKES NO WARRANTIES OF ANY KIND WITH REGARD TO THE CONTENT OF THIS DOCUMENT. IN NO EVENT SHALL ATHEROS BE LIABLE FOR DIRECT, INDIRECT, SPECIAL, INCIDENTAL SPECULATORY OR CONSEQUENTIAL DAMAGES ARISING FROM THE USE OR INABILITY TO USE THIS PRODUCT OR DOCUMENTATION, EVEN IF ADVISED OF THE POSSIBLITY OF SUCH DAMAGES. IN PARTICULAR, ATHEROS SHALL NOT HAVE LIABILITY FOR ANY HARDWARE, SOFTWARE, OR DATA TRANSMITTED OR OTHERWISE USED WITH THE PRODUCT, INCLUDING THE COSTS OF REPAIRING, REPLACING, INTEGRATING, INSTALLING OR RECOVERING SUCH HARDWARE, SOFTWARE OR DATA. ATHEROS SPECIFICALLY DISCLAIMS THE IMPLIED WARRANTIES OF MERCHANTIBILITY AND FITNESS FOR A PARTICULAR PURPOSE AS THEY MIGHT OTHERWISE APPLY TO THIS DOCUMENT AND TO THE IDEAS, MATERIAL AND INFORMATION EXPRESSED HEREIN.

Document Number: 984-00019-014

# **Revision History**

Revision	Description of Changes					
November 2003	AR5004 initial release.					
	■ EEPROM revision 4.8.					
	■ Support for concurrent dual 802.11a operation added.					
	<ul> <li>PCI configuration entry updated for wake-on-WLAN</li> </ul>					
	support.					
June 2004	AR5005 initial release for AR2413 support					
	■ EEPROM revision 5.0.					
	■ Support for eep_map = 2 added.					
	■ Up to four 802.11b/802.11g cal piers for eep_map = 2 added					
	802.11a and 802.11g turbo mode specific parameters added to EEPROM header:					
	a. switch settling time					
	b. TxRxAtten					
	c. rxtx_margin					
	d. ADC_desired_size					
	e. PGA_desired_size					
	EEPROM revision 5.2					
	■ Capabilities bits added (5.1)					
	■ Added enable heavy clip (5.2)					
	■ Version 5.2 also supports dynamic EAR					
	■ Checksum expansion beyond 16K					
October 2004	AR5513 support added					
	■ EEPROM revision 4.9 (based on 4.8 branch).					
	Added phase calibration information for 11a and 11g modes					
	<ul> <li>Dual chain calibration format supported : locations 0x400- 0x7FF contain calibration data for the 2nd chain.</li> </ul>					
	<ul> <li>Added tx_disable_chain and rx_disable_chain masks for low cost data falcon designs</li> </ul>					
March 2005	Support for upcoming Japan regulatory changes added					
	■ EEPROM revision 5.3					
	Added following flags :					
	– en_fcc_mid					
	– en_jap_even_u1					
	– en_jap_u2					
	– en_jap_mid					

# Contents

	List of Tables ix
	Preface
	About this Document
	Audience
	Additional Resources
1	<b>EEPROM Device Configuration</b> 1-1
	Device Configuration Algorithm
	EEPROM Layout Changes from AR5004
	Determining Concepts
	Piecewise Linear Abstraction
	Frequency Piers
	Target Power
	Target Power Frequencies    1-5
	Band Edges
	Conformance Testing Limits
	Example 1
	Example 2
	Country or Domain Code
	Support of Multiple Regulatory Domains
	Operating Power Algorithm
	Description of EEPROM Locations
	EEPROM Generic Information (0x00–0xBE)
	EEPROM Subsystem Specific Information (0xBF-0xFF) 1-10
	Dual 802.11a Configuration Support    1-20
A	eep_map 0 A-1
	EEPROM NIC or AP Specific Information (0x150–0x2BE)
	802.11a Mode Calibration Information (0x150–0x186)
	802.11b Mode Calibration Information (0x187–0x195) A-3

	802.11g Calibration Information (0x196–0x1A4)
	Target Power Calibration for 802.11a Mode (0x1A5–0x1B4) A-3
	Target Power Calibration for 802.11b Mode (0x1B5–0x1B8) A-4
	802.11g Target Power Calibration Information (0x1B9–0x1BE) A-4
	CTL Information (0x1BF–0x2BE)
B	eep_map 1
	EEPROM NIC or AP Specific Information (0x150–0x2BE) B-1
	802.11a Mode Calibration Information
	802.11b Mode Calibration Information
	802.11g Calibration Information
	Target Power Calibration for 802.11a Mode
	Target Power Calibration for 802.11b Mode    B-5
	802.11g Target Power Calibration Information
	CTL Information
(	eep_map 2
	EEPROM NIC or AP Specific Information (0x150–0x2BE)
	802.11a Mode Calibration Information
	802.11b Mode Calibration Information
	802.11g Calibration Information
	Target Power Calibration for 802.11a Mode
	Target Power Calibration for 802.11b Mode
	802.11g Target Power Calibration Information
	CTL Information
	EEPROM Contents D-1
	Description of Format
E	EAR EEPROM E-1
	Hardware Design Guidelines
	Design E-2
	Placement into the Current EEPROM
	EAR Header
	Version Identifier
	Version Mask
	Register Blocks
	Channel Modifier (CM)

Disabler (D) $\ldots$											•								E-6
Stage			•	•	•					•						•	•		E-7
Туре			•	•	•			•		•						•	•		E-8
Register Modality Mask			•	•	•														E-8
Tag			•	•	•	 •	•	•	•	•	•	•	•	•	•	•	•	•	E-9
Index						 •											I	nd	ex-1

# **List of Tables**

Table 1-1.	Non-Edge Flag Usage in CTLs (Example 1)
Table 1-2.	Non-Edge Flag Usage in CTLs (Example 2)
Table 1-3.	EEPROM Generic Information (0x00–0xBE)
Table 1-4.	Key PCI Configuration Locations
Table 1-5.	EEPROM Subsystem Design Specific Entries 1-11
Table 1-6.	Subsystem Design Specific EEPROM Entries Descriptions . 1-14
Table A-1.	Group 1. 802.11a Frequency Piers (0x150–0x154) A-2
Table A-2.	Group2. 802.11a Raw Power Calibration Data at a Frequency Pier (0x155–0x186) A-2
Table A-3.	Group2. 802.11a Raw Power Calibration Data at a Frequency Pier (0x155–0x186) A-3
Table A-4.	Group 3. 802.11b Raw Power Calibration Data (0x187–0x195) A-3
Table A-5.	Group 4. 802.11g Calibration Data (0x196–0x1A4) A-3
Table A-6.	Group 5. Target Power Calibration for 802.11a Mode (0x1A5–0x1B4) A-3
Table A-7.	Group 6. Target Power Calibration for 802.11b Mode (0x1B5–0x1B8) A-4
Table A-8.	Group 7. Target Power Calibration for 802.11g Mode (0x1B9– 0x1BE) A-4
Table A-9.	Group 8. CTL Information (0x1BF–0x2BE)
Table B-1.	Group 1. 802.11a Frequency Piers B-3
Table B-2.	Group 4. 802.11a Raw Power Calibration Data at a Given Frequency Pier B-3
Table B-3.	Group 3. 802.11b Raw Power Calibration Data (0x187–0x195) B-3
Table B-4.	Group 4. 802.11g Calibration Data
Table B-5.	Group 5. Target Power Calibration for 802.11a Mode B-4
Table B-6.	Group 6. Target Power Calibration for 802.11b Mode B-5
Table B-7.	Group 7. Target Power Calibration for 802.11g Mode B-5
Table B-8.	Group 8. CTL Information (0x1BF–0x2BE) B-6

	Table C-1.	Group 1. 802.11a Frequency Piers
	Table C-2.	Group 4. 802.11a Raw Power Calibration Data at a Frequency Pier For 2 pd_gains with eep_map = 2 C-3
	Table C-3.	Group 1. 802.11b Frequency Piers
	Table C-4.	Group 4. 802.11b Raw Power Calibration Data For 2 pd_gains for eep_map = 2 C-4
	Table C-5.	Group 1. 802.11g Frequency Piers
	Table C-6.	Group 4. 802.11g Raw Power Calibration Data For 2 pd_gains for eep_map = 2 C-5
	Table C-7.	Group 7. Target Power Calibration for 802.11a Mode C-6
	Table C-8.	Group 8. Target Power Calibration for 802.11b Mode C-6
	Table C-9.	Group 9. Target Power Calibration for 802.11g Mode C-7
	Table C-10.	Group 10. CTL Information (0x1BF–0x2BE)
	Table E-1.	EEPROM Layout with EAR E-3
	Table E-2.	EAR Header
	Table E-3.	Example EAR Framing
	Table E-4.	Version Mask
	Table E-5.	Register Header
	Table E-6.	Channel Modifier (Extended Register Header) E-6
	Table E-7.	The Disabler
	Table E-8.	The Disabler Bit Descriptions
	Table E-9.	Stage Bit Descriptions
	Table E-10.	Type Bit Descriptions
	Table E-11.	Registry Modality Modes
	Table E-12.	Register Write: Explicitly Addressed (Type 0) E-9
	Table E-13.	Register Write: Sequential Addresses (Type 1) E-10
Ŧ	Table E-14.	Register Write: Analog Register Modifications (Type 2) E-11
	Table E-15.	Register Write: Register Modifications (Type 3) E-12

# Preface

This document provides information on the use of the EEPROM, as well as on the device configuration information stored in it. The EEPROM is recommended for use with subsystem designs using the AR5005 chip sets. While this version of the EEPROM also supports adapters with AR5004 and AR5002 chipsets, it is recommended to use the previous generation EEPROM versions to support these adapters

## **About this Document**

This document consists of the following chapter and appendices:

Chapter 1	<b>EEPROM Device Configuration</b> . Describes the contents stored on the EEPROM.
Appendix A	<b>eep_map 0</b> —Describes the EEPROM subsystem-specific information for eep_map 0 configuration.
Appendix B	<b>eep_map 1</b> —Describes the EEPROM subsystem-specific information for eep_map 1 configuration.
Appendix D	<b>EEPROM Contents</b> — A sample of the file <b>atheros-eep.txt</b> .
Appendix E	<b>EAR EEPROM</b> — Describes scheme for updating hardware register settings from values contained in the EEPROM.

Audience

This document is intended for Atheros customers involved with the definition, design, and implementation of station modules deploying the Atheros AR5005 chip sets.

## **Additional Resources**

Atheros Reference Design hardware, software, and documentation contain proprietary information of Atheros Communications, Inc., and are provided under a license agreement containing restrictions on use and disclosure, and are also protected by copyright law. Reverse engineering of this hardware, software, or documentation is prohibited.

This guide assumes that the reader has studied and is familiar with the *AR5005 Sample Manufacturing Test Flow* and the *AR5005AP Access Point Reference Guide.* 

# 1 EEPROM Device Configuration

This chapter describes the details of the device configuration information stored on the EEPROM. The configuration information stored on the EEPROM is utilized by the NDIS driver for Windows to ensure optimum performance of the wireless network interface card (NIC). The Access Point (AP) reference designs, based on the AR5311, AR5312, or AR2312 store this See the *AR5005AP Access Point Reference Guide* for more details.

Beginning with EEPROM version 4.8, facility has been provided to support an access point reference design with up to two 5 GHz transmit chains. In these cases, the entire configuration information repeats for the second chain. Only the configuration information that differs for the second chain is changed, and the rest of it remains identical to the first chain.

Unless specified, EEPROM contents for stations (STAs) is analogous to the Flash for access points (APs).

The NDIS driver loads three types of information from the EEPROM:

- EEPROM Generic Information Generic and possibly vendor-specific information, although design and unit independent information is stored in this section. See "EEPROM Generic Information (0x00–0xBE)" on page 8 for details.
- EEPROM Subsystem Specific Information information specific to a particular subsystem design (a new reference design or a revision). See "EEPROM Subsystem Specific Information (0xBF–0xFF)" on page 10 for details.
- EEPROM NIC Specific Information Calibration information unique to each individual unit of a design type. See Appendix A, "eep\_map 0" and Appendix B, "eep\_map 1" for details on the format of this information.

To learn more about how this calibration information is obtained for each unit, see the *AR5005 Sample Manufacturing Test Flow*.

# **Device Configuration Algorithm**

An EEPROM layout version field is stored at location 0xC1 (see Table 1-5). The NDIS driver or the AP software uses this version number to determine how to load and interpret the device configuration information stored on the EEPROM. In general, the Atheros-provided NDIS driver employs this algorithm to configure a device such as a network interface card (NIC) with appropriate settings:

 The NDIS device driver first looks for an athnic.ini file in a folder appropriate for the current operating system (most commonly \WINNT\system32\drivers\).

If an **athnic.ini** file is found, the settings in that file are used to configure the device. The EEPROM contents are ignored in this case.

- 2. If the file **athnic.ini** is not found, the NDIS device driver looks at the device EEPROM to determine whether valid configuration data exists, then:
  - a. It reads the EEPROM layout version number from the location 0xC1.
  - b. It checks whether the magic word (location 3D=5AA5) is present:
    - If the magic word is not successfully read, the EEPROM contents are not loaded and default driver settings are used to configure the device instead.
    - If the magic word is successfully read, it reads the EEPROM data and computes the checksum based on the version number.
  - c. It reads the checksum from location 0xC0 (see Table 1-5):
    - If the two checksums do not match, the EEPROM contents are not used and the default driver settings are used.
    - If the computed checksum matches the checksum read from location 0xC0, the EEPROM data is deemed valid. It loads the EEPROM contents and interprets them in accordance with the appropriate EEPROM layout for that version number.
- 3. Default settings stored within the NDIS driver do not provide valid configuration data.

## **EEPROM Layout Changes from AR5004**

The layout of information stored on the EEPROM has been augmented for the AR5005. The major changes in the new EEPROM layout include:

- The major version is assigned to 5 for this AR5005 release. It was assigned to 4 for the AR5004 release.
- Three types of power calibration data formats are supported in EEPROM 5.0. The AR2413 has a further improved power control scheme that provides increased accuracy. The new calibration data format is described in Appendix C. EEPROM 5.0 continues to support the legacy calibration data format for the products using the AR5111/AR2111 and AR5112/AR2112. The eep\_layout\_map parameter identifies the format of cal data present.

## **Determining Concepts**

This section discusses concepts used to determine what information is stored on the EEPROM, and how to use that information. These concepts include:

- "Piecewise Linear Abstraction"
- "Frequency Piers"
- "Target Power"
- "Target Power Frequencies"
- "Band Edges"
- Conformance Testing Limits"
- "Country or Domain Code"
- "Support of Multiple Regulatory Domains"
- "Operating Power Algorithm"

#### **Piecewise Linear Abstraction**

The piecewise linear abstraction (PLA) design captures general dependence accurately if it is sampled at appropriate turning points (TPs) and linearly interpolated between the TPs. Figure 1-1 demonstrates how the PLA scheme maintains general dependence accuracy if appropriate TPs are selected.



Figure 1-1. PLA Scheme Applied to a General Dependence

**NOTE:** Because these dependences arise from statistical variations of parameters and their interplay, the exact nature of dependences can vary from card to card. As a result, the TPs may turn out to be at different locations for each card. Therefore, fixing the locations of sampling points will, in general, not preserve the data with high accuracy for all cards.

A high degree of accuracy for each card can be preserved if the locations of the TPs are also stored with the sampled values for a sufficient number of TPs. This is the central theme in the approach adopted by Atheros to store any NIC-specific or subsystem-specific calibration information on the EEPROM. This enables card manufacturers to deliver the highest level of performance accuracy tailored for each individual card.

#### **Frequency Piers**

The PLA concept applies to any kind of dependence. Figure 1-2 demonstrates how the PLA scheme can extend to a set of curves to accurately reproduce an original dataset by sampling a few TPs, if the sampling points are chosen well.

When the PLA scheme is applied to the dataset obtained by measuring the output power over a range of frequencies for several values of PCDACs, the TPs for this family of curves are referred to as the frequency piers.



Figure 1-2. Abstraction of a Set of Curves Through PLA Scheme

For the AR5005 chipset, the level of output power is controlled by the power control for the digital to analog converter (PCDAC) values. The nature of radio frequency (RF) circuits is, in general, quite sensitive to the impedance match between various stages. The response of external components, such as the power amplifier (PA), and of passive elements, typically depend on the frequency. Thus output power dependence versus PCDAC over the entire range of channels must be conveyed accurately to the driver for each unit.

As part of the manufacturing calibration, dependence of output power over frequency is measured over 4.9 to 5.85 GHz (for 802.11a mode, or the range the customer specified using FORCE\_PIERS\_LIST) for several values of PCDACs, and the ten most important TPs (frequency piers) are automatically computed for each card. The calibration mode is the most accurate, as it computes custom frequency piers for each network identification card (NIC).

However, if the manufacturing process and the subsystem design are robust enough, then card after card, the power measurements (recorded in the file **cal\_AR5211\_power.log** after each calibration run) turn out to be nearly identical (within 0.5 dB at all channels for all PCDACs).

An alternative FORCE\_PIERS mode exists, which speeds up the calibration process. In the FORCE\_PIERS mode, the 10 frequency piers are determined from the pilot runs, and the list of piers is specified as FORCE\_PIERS\_LIST in the **calSetup\_XXXX.txt** files. The power measurements are performed only for these channels and stored on the EEPROM as the calibration data. Because measurements are not performed at all frequencies from 4.9 GHz to 5.85 GHz in steps of 10 MHz, the FORCE\_PIERS mode runs faster. This speed enhancement comes at the cost of accuracy, therefore, a thorough evaluation should be made before deciding whether to use FORCE\_PIERS.

#### **Target Power**

For the 802.11a mode (and as needed for other modes of operation), the maximum power that satisfies all IEEE specification requirements (e.g., spectral mask) and performance criteria (that is, < 10% packet error rate (PER)) is determined for a particular subsystem design through a pilot run over a statistical ensemble of NICs. This power is referred to as target power.

This measurement is not performed individually for each card, and the target power does not take into account the regulatory domain's limited power. Target power is an indication of raw capability of a particular card type, regardless of the regulatory domain where the cards are used.

Generally, a unique target power exists for each rate. However, for all Atheros Reference Designs, the rates of 6–24 Mbps have been found to have the same target power (spectral mask limited) and the rates 36, 48, and 54 Mbps have their own target power (PER-limited) over the entire frequency range.

#### **Target Power Frequencies**

The target power for all rates or rate groups has a dependence on the frequency. The EEPROM has provisions for the vendors to specify up to eight TPs of this dependence under the PLA scheme. These TPs, used for conveying the target power information, are referred to as target power frequencies, and are determined by the vendor after analyzing data gathered during the pilot run and conveyed to the calibration routine by the file **calTargetPower.txt**. Refer to the *AR5005 Sample Manufacturing Test Flow* for more information.

#### **Band Edges**

In a regulatory domain, the frequency bands open for public infrastructure are typically interspersed with the restricted bands for military or government use. The extreme operating channels in the open frequency bands are referred to as band edges. For example, the band edges in the FCC open band 5.15 GHz–5.35 GHz are 5.18 GHz and 5.32 GHz.

Special consideration is needed to determine the transmit power at the band edges to ensure compliance with the regulations in the adjacent restricted frequency band. Channels that fall within the open band (between the band edges) do not require this special consideration.

#### **Conformance Testing Limits**

Significant similarities exist in the boundaries of the open bands in several regulatory domains, because of how the frequency bands have been opened for allocation in the 5 GHz and 2.4 GHz range worldwide. Therefore several regulatory domains exist with identical sets of band edges. Conformance testing limits (CTLs) leverage this overlap, delivering a simplified mechanism supporting several regulatory domains in manufacturing. It is essential to convey band edge maximum power information to the driver using the EEPROM for all regulatory domains where the NIC is targeted. This data is subsystem design-specific and gathered during the pilot run. If a regulatory domain-based approach is used to store this information on the EEPROM, considerable redundancy exists for domains with overlapping band edges.

To alleviate this redundancy and maximize the number of regulatory domains that can be supported by a NIC, a CTL is defined to be a unique set of band edges and adjacent restricted band regulations. For example:

- If RD1 and RD2 have a permitted band from 5180–5240 MHz and the same set of restrictions for frequencies below 5180 and frequencies higher than 5240, then RD1 and RD2 can belong to the same CTL.
- If RD3 also has a permitted band from 5180–5240 MHz, but tolerates higher power for frequencies below 5180 (i.e., 2 dB higher tolerance at 5160), then RD3 can not belong to the same CTL as RD1 and RD2.
- If RD4 does not permit any transmission in 5180–5240 MHz, but has a permitted band from 5400–5520 MHz, then RD4 can belong to the same CTL as RD1 and RD2 because the two bands do not overlap. The CTL would now contain band edges 5180, 5240, 5400, and 5520. This is possible because the software contains a list of legal channels in each regulatory domain, so for RD4, it will not even look at 5180 and 5240.

Note that band edges always appear in pairs (lower and upper band edges). Regulatory domains of the band edge pairs that appear in a CTL belong to that CTL. The CTL may contain additional band edge pairs, thus providing data for one CTL enables support for all regulatory domains belonging to that CTL. Up to 32 CTLs are supported in the EEPROM layout.

EEPROM version 3.3 introduced non-edge flags to the CTLs: one for each CTL frequency. These are 1-bit flags, where 0 indicates that the CTL freq is a band edge, and 1 indicates that the CTL frequency is not a band edge, but an in-band frequency. Band edges always appear in pairs and mark the boundaries of permitted bands. In some cases, the regulatory stipulations imposed outside of this band may restrict power output at not only the band edges, but also for some channels within the band. It then becomes necessary to specify limits on these in-band channels as well, for that CTL. The non-edge flags are introduced to handle such cases. The design to use these flags is:

- All frequencies specified in a CTL should be arranged in ascending order.
- In-band channels are permitted only between starting and ending band edges (i.e., the first and last frequency in a CTL must be a band edge).
- Within a band, every odd in-band frequency marks the beginning of the channel range to apply the corresponding CTL limit to. This range goes up to and includes the next even in-band channel. It is permitted to specify an odd number of in-band frequencies between a pair of band edges, in which case the CTL limit for the last in-band frequency applies to channels ranging from the in-band frequency up to, but excluding, the ending band edge.

These examples demonstrate how in-band frequency can be used.

#### Example 1

A band exists from 5400–5600 MHz. Out of band regulations require the power be limited to 12 dBm at the band edges, 13 dBm for 5420-5460, and 12.5 dBm for 5540-5580 MHz. Table 1-1 on page 7 demonstrates how to convey this information using the non-edge flags.

	Band Edge	In-band Freq.	In-band Freq.	In-band Freq.	In-band Freq.	Band Edge	Next Band
CTL Freq.	5400	5420	5460	5540	5580	5600	
CTL Limit	12	13	13	12.5	12.5	12	
Non-edge Flag	0	1	1	1	1	0	

Table 1-1. Non-Edge Flag Usage in CTLs (Example 1)

Example 2

A band exists from 5400–5500 MHz, out of band regulations require the power be limited to 13 dBm at starting band edge (5400), 15 dBm for 5420–5480 MHz, and 12 dBm at the ending band edge (5500). Table 1-2 demonstrates how to convey this information using the non-edge flags.

Table 1-2. Non-Edge Flag Usage in CTLs (Example 2)

	-				
	Previous	Band	In-band	Band	Next
	Band	Edge	Freq.	Edge	Band
CTL Freq.		5400	5420	5500	
CTL Limit		13	15	12	
Non-edge Flag		0	1	0	

#### **Country or Domain Code**

A unique 12-bit code identifies the intended country or domain, of operation/ sale. This value is stored in location 0xBF of the EEPROM. The NDIS driver or AP software uses this code with the Country Code Selector (CCS) and worldwide roaming (WWR) flags to determine the current operating region and overlay the appropriate regulatory domain requirements on top of the target power and the band edge maximum power data. See the support bulletin *Worldwide Roaming Design Specification* for details on how this information is used.

#### Support of Multiple Regulatory Domains

The following information is coded in the driver to allow support of multiple regulatory domains:

- A mapping of each country code to a regulatory domain
- An association of all regulatory domains to the appropriate CTLs
- All allowed channels and the maximum legal power limits in all regulatory domains

It is important to program a comprehensive set of CTLs in the EEPROM at manufacturing calibration. Thus supporting new frequency allocations in various countries (domains), or changes in regulations in existing regulatory domains, becomes possible through a software release of the NDIS driver or AP software update with the NICs already deployed in the field.



#### **Operating Power Algorithm**

The NDIS driver or AP software makes use of information stored on the EEPROM to determine the maximum transmit power for a given channel using the algorithm:

- 1. Read the country code from location 0xBF in EEPROM.
- 2. Obtain a list of permitted channels for this country from the driver's regulatory domain table. If the current channel does not appear in the list of permitted channels, no transmission is initiated at this channel.
- 3. Reconstruct the PCDAC-to-dBm table for the current channel from the calibration data sampled at the frequency piers stored in the EEPROM (see Groups 1-4 listed respectively for eep\_mode 0 in Table A-1, Table A-2, Table A-4, and Table A-5, and Groups 1-4 listed respectively for eep\_mode 1 in Table B-1, Table B-2, Table B-3, and Table B-4) interpolating as appropriate under the PLA scheme. Program this 64-entry table into MAC/Baseband Processor chip.
- 4. Obtain the target power for each rate at the current channel from the data stored on the EEPROM (see Groups 5-7 listed respectively for eep\_mode 0 in Table A-6, Table A-7, and Table A-8, and Groups 5-7 listed respectively for eep\_mode 1 in Table B-5, Table B-6, and Table B-7).
- 5. The driver determines the CTL for this country code and retrieves data for this CTL from EEPROM (see Group 8 for eep\_mode 0 listed in Table A-9 and Group 8 for eep\_mode 1 in Table B-8). If the current channel is determined to be a band edge in this CTL, obtain band edge maximum power at this channel.
- 6. The driver determines the current channel local regulatory power limit.
- 7. Compute the minimum of the target power, band edge max power, and local regulatory power limit at the current channel values for each rate and program the max power for all supported rates into the MAC/ Baseband processor chip.

## **Description of EEPROM Locations**

Three types of information are stored on the EEPROM:

- Generic
- Subsystem-specific
- NIC-specific

Groups of various EEPROM locations are described and appropriately categorized in this section.

#### **EEPROM Generic Information (0x00–0xBE)**

Generic information, such as vendor-specific card information structure (CIS), tuples information, Vendor ID, Device ID, Subvendor ID, and Subsystem ID, constitutes the bulk of this section (see Table 1-3 and Table 1-4). Information stored in this section is generic for each design and does not need to be measured for each design. A sample file **atheros-eep.txt** is supplied by Atheros that contains the default data to be programmed in these locations. Atheros partners should modify this file for their needs.

Locations	Description	Remark
0x00-0x3F	PCI configuration data	See Table 1-4
0x40-0xAF	Card Information Structure	CIS tuples
0xB0-0xBE	Vendor OEM Information	Reserved for use by Atheros partners

Table 1-3.	EEPROM	Generic	Information	(0x00-0xBE)
------------	--------	---------	-------------	-------------

See Appendix D for a sample **atheros-eep.txt** file, which describes the contents of each location. Some key locations in the PCI configuration data are further detailed in Table 1-4.

Tahle 1-4.	Kev PCI	Configuration	Locations
	INC Y I CI	conniquiation	Locations

Locations	Description	Remark
0x00	Device ID	Identifies the chip set:
		$\blacksquare  \text{Device ID } 0x0010 = \text{AR5210}$
		■ Device ID 0x0012 = AR5211
		$\blacksquare Device ID 0x0011 = AR5311$
		$\blacksquare Device ID 0x0013 = AR5212$
		Value in <b>atheros-eep.txt</b> is overridden by the actual Device ID read from the chip register.
0x01	Vendor ID	Should remain fixed at Atheros assigned value 0x168C, regardless of partner implementation.
0x07	Subsystem ID <sup>[1]</sup>	Should reflect the particular NIC hardware design and be appropriately modified by Atheros partners to reflect design revisions and new designs.
		The value in <b>atheros-eep.txt</b> is overridden by the SUBSYSTEM_ID value specified in <b>calSetup.txt</b> . (Refer to the <i>AR5005 Sample Manufacturing Test Flow.</i> )
0x08	Subsystem Vendor	PCI-SIG assigned ID to the Atheros partner.
	ID <sup>[1]</sup>	The value in <b>atheros-eep.txt</b> is overridden by the SUB_VENDOR_ID value specified in <b>calSetup.txt</b>
0x0C	PM_CAP	If wake-on-wlan feature is enabled for the client card, a value of 0xF9C2 is programmed in this location, otherwise, a value of 0x01C2
0x0F	Clockrun enable and	Bit 0 clockrun enable ( $0 = disable, 1 = enable$ )
	RFSilent	<ul> <li>Bit 1 RFSILENT_POLARITY (0 = rfsilent on low, 1 = rfsilent on high)</li> <li>Bits 4:2 RFSILENT_GPIO_SEL (select which GPIO (0-5) to use)</li> </ul>
0x1B	End of EAR/ Checksum location lower 16 bits	If the EEPROM contents extend beyond 16K, this location specifies the lower 16 bits of the EEPROM location where EEPROM and hence checksum ends (see below)
0x1C	End of EAR/	■ [15:5] End of EAR/Checksum location upper 12 bits
	Checksum location	■ [4:0] EEPROM size
	EEPROM size	End of EAR/Checksum selects an EEPROM location — valid values are 0x00000C0 to 0x0080000
		EEPROM size values are calculated as 2 ^ (EEPROM size + 9) — valid values are 1 to 11 (1MB)
		A value of 0 in 0x1C defaults EEPROM size to 2kB and End of Ear/ Checksum to 0x0000400
0x1D-0x1F	MAC ID	$\bullet 0x1D = MacID[15:0]$
		$\blacksquare  0x1E = MacID[31:16]$
		$\blacksquare  0x1F = MacID[47:32]$
0x3D	EEPROM Magic Word	0x5AA5
		The driver attempts to read this value to infer a valid programmed EEPROM

Locations	Description	Remark
0x3E	KEY_TABLE_RD _PROTECT[0]	A single bit [0] at this location controls the access to the key cache registers on AR5211.
		Access Control:
		$\bullet 0 = \text{Read}/\text{Write}$
		$\blacksquare  1 = \text{Write}$
0x3F	EEPROM	■ Bits 1:0 protect EEPROM locations 0x00–0x1F
	Protection[15:0]	■ Bits 3:2 protect EEPROM locations 0x20–0x3F
		■ Bits 5:4 protect EEPROM locations 0x40–0x7F
		■ Bits 7:6 protect EEPROM locations 0x80–0xBF
		■ Bits 9:8 protect EEPROM locations 0xC0–0xFF
		■ Bits 11:10 protect EEPROM locations 0x100–0x1FF
		■ Bits 13:12 protect EEPROM locations 0x200–0x2FF
		■ Bits 15:14 protect EEPROM locations 0x300–0x3FF
		Access Control:
		$\bullet 00 = \text{Read}/\text{Write}$
		■ 01 = Write
		■ 10 = Read
		$\blacksquare 11 = \text{No Access}$

Table 1-4. Key PCI Configuration Locations (continued)

[1] Both the Subsystem ID and Subsystem Vendor ID must be populated for Microsoft WHQL submission. Visit the following URL to learn more about using PCI IDs with Windows operating system: http://www.microsoft.com/HWDEV/pci/pciidspec.htm.

#### EEPROM Subsystem Specific Information (0xBF-0xFF)

These hardware settings are subsystem design specific and span locations 0xBF–0xFF of the EEPROM, as summarized in Table 1-5. This information is typically obtained through a pilot run on a statistical ensemble of NICs or APs of this subsystem type. All manufactured NICs or APs of this design are expected to result in an optimum level of performance upon use of these settings by the NDIS driver or AP software. These settings are not individually measured or calibrated for each NIC or AP.



In this revision of the EEPROM layout, space has been allocated to support operation in 802.11a, 802.11b, and 802.11g modes. Care has been taken to allocate sufficient reserved space to accommodate reasonable future enhancements without requiring a significant layout change.

These values are conveyed by the Atheros partners to the manufacturing test flow by the **calSetup.txt** file to be stored onto the EEPROM. (Refer to the *AR5005 Sample Manufacturing Test Flow* document for more information.)

Based on the input value (0 or 1) of eep\_map (location 0xC4), hardware settings may vary. For hardware settings based on eep\_map set to 0, refer to Appendix A "eep\_map 0". For hardware settings based on eep\_map set to 1, refer to Appendix B "eep\_map 1".

Location	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>OxBF</b>	CCS	WWR	Х	Х					(	Coun	try_	or_I	Domain_Co	ode		
0xC0			•		Checksum											
0xC1	Ve	rsion (M	ajor)		Version (Minor)											
0xC2	TD	RFK	De	viceT	ype		5G_Tı	ırbo_	2Wm	axPo	owe	r	Turbo2G	Gmode	Bmode	Amode
0xC3		Ar	ntenn	a_Ga	in_5	G							Antenna_0	Gain_2.40	Ē	
	eep_ma	$p = 0^{[1]}$	XR5	XR2						E	AR_	star	t_location			
0xC4	eep_ma	$p = 1^{[2]}$														
0x(5	0 <sup>[3]</sup>	32KHz	Х	X	Target_Powers_Start_Location											
		_enable EEF	P_FIL	E_VE	ERSIC	DN						I	EAR_FILE	VERSIO	N	
0x07		ART_BL	_ JILD_	NUN	UM X X EAR FILE IDENTIFIER											
0xC8			С	al_D	ata_S	tart_	Locat	ion					MaskFor	rRadio1	MaskFo	orRadio0
	ke	y_cache_	size		Х	Х	enab		max	_QC	CU		disable_b	disable_	disable_	disable_
0							le_cl						ursting	FF	AES	comp
UXL9	RESER	VED FO	RRE	) FLA	GS	dis	ıp en i	en i	en i	en	dis	able	rx chain	disa	able tx c	hain
	jap_ ar						ap_	ap_	ap_	fcc				dibt		
	odd mid u2							u2	eve	_m id						
0xCA																
OxCB	Х	Х	Х	Х	X	X	X	X	X	Х	Х	X	X	Х	Х	Х
•••																
0xD3	Х	Х	X	X	X	X	X	Х	Х	Х	Х	Х	X	X	Х	Х
0xD4	0	St	witch	_Sett	ling_	Time	_11a				T:	ĸRxa	tten_11a			
0xD5	Ante	nnaCTL	_11a_	_0		Ante	ennaC	TL_1	1a_1			AntennaCTL_11a_2				
0xD6		Antenna	CTL	_11a_	3		A	Anten	naCTL_11a_4 AntennaCTL_11a_5							
0xD7				Ante	enna(	CTL_	11a_6		AntennaCTL_11a_7							
0xD8	Ante	nnaCTL	_11a_	_8		Ante	ennaC	TL_1	1a_9			T	Anten	inaCTL_1	1a_10	
0xD9		ADC	_Des	ired_	Size_	_11a			OB	_11a	_4		DB_11a	_4	OB_	11a_3
OxDA		DB_	_11a_	3	0	B_11a	a_2	DE	<u>11a</u>	_2		OB	_11a_1		DB_11a_1	1
OxDB		Tx_e	nd_to	o_xln	a_on	_11a							Thresh	62_11a		
OxDC		Tx_e	nd_to	o_xpa	a_off_	_11a						Tx	_trame_to	_xpa_on_	11a	
OxDD		PGA	_Des	ired_	Size_							N	oise_Floor	Thresh_	lla	1/20
OxDE	Х	Х	Forc eA			XLI	NA_C	ain_1	la				XPD_	Gain_11a		XPD_ 11a
0xDF			1		false	_dete	ect_ba	ickoff	_11a			1	XR_Ta	rget_Pow	er_11a	
0xE0	Х	Х		i	q_ca	I_I_1	la			iq	_cal	_Q_	11a	in	it_gainI_	11a
0xE1	••	(lsb)	1	Swi	tch_S	Settlir	ng_Tir	ne_11	a_Tu	rbo			rxtx	_margin_	_11a	
0xE2	AL	DC_Desi	red_S	bize_1	1a_T	urbo		:	rxtx_:	marg	gin_	11a_	Turbo	TxRxa	itten_11a	_Turbo
0xE3	Х	Х	Х	X	X	Х	X			PGA	A_D	esire	d_Size_11a	a_Turbo		(msb)

Table 1-5. EEPROM Subsystem Design Specific Entries	Table 1-5.	EEPROM Subsystem	<b>Design S</b>	pecific Entries
---	------------	------------------	-----------------	-----------------

Location	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0xE4	pha	ase_cal_2	2_11a			pha	ase_c	al_1_	11a	phase_cal_0_11a						
0xE5	Х	X		ph	ase_c	al_4_	<u>1</u> 1a			phase_cal_3_11a					(1	msb)
0xE6	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х
•••																
0xF1	Х	X	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х
0xF2	0	S	witch	Sett	ling_'	Time	_11b			TxRxatten_11b						
0xF3	Ante	nnaCTL	naCTL_11b_0 AntennaCTL_1							b_1 AntennaCTL_11b_2						
0xF4	AntennaCTL_11b_3 AntennaCT						L_11b_4 AntennaCTL_11b_5									
0xF5	AntennaCTL_11b_6							AntennaCTL_11b_7								
0xF6	AntennaCTL_11b_8 AntennaCTL_1							1b_9 AntennaCTL_11b_10								
0xF7		ADC	_Des	ired_	Size_	11b			Х	0	B_1	1b	Х		DB_11b	
0xF8		Tx_e	nd_to	_xlna	a_on_	_11b							Thresh	62_11b		
0xF9	Tx_end_to_xpa_off_11b											Tx	_frame_to_	_xpa_on_	11b	
0xFA	PGA_Desired_Size_11b										No	oise_Floor_	_Thresh_1	l1b		
OvER	Х	X	X		XLNA_Gain_2								XPD_	Gain_11b X		XPD_11 b
0xFC					false	ckoff	_11b	b_DB_11b				1	b_OB_11b			
0xFD	Х	Х	X	Х						x	X	X	Х	in	it_gainI_	11b
OxFE			al_p	ier_2	er_2_11b								cal_pier	:_1_11b		
0xFF	Х	Х		rxt	x_ma	rgin_	_11b						cal_pier	:_3_11b		
0x100	Х	Х	X	X	X	X	X	Х	Х	Х	Х	Х	Х	Х	Х	Х
•••																
0x10C	Х	X	Х	X	X	X	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х
0x10D		S	witch	_Sett	ling_'	Time	_11g			TxRxatten_11g						••
0x10E	Ante	nnaCTL	_11g_	0		Ante	nnaC	TL_1	1g_1	g_1 AntennaCTL_11g_2						
0x10F	Ante	nnaCTL	_11g_	_3		1	Anter	naC	TL_11g_4 AntennaCTL_11g_5						5	
0x110				Ante	ennaC	CTL_	11g_6	)		1	Ante	enna	CTL_11g_7	7		
0x111	Ante	nnaCTL	_11g_	_8		Ante	nnaC	TL_1	1g_9				Anten	naCTL_1	1g_10	
0x112		ADC	_Des	ired_	Size_	11g			Х	0	B_1	1g	Х		DB_11g	
0x113		Tx_e	nd_tc	_xlna	a_on_	_11g							Thresh	62_11g		
0x114		Tx_e	nd_to	o_xpa	_off_	11g						Tx	_frame_to_	_xpa_on_	11g	
0x115		PGA	_Des	ired_	Size_	11g						No	oise_Floor_	_Thresh_1	l1g	
0x116	Х	Х	Forc			XLN	NA_C	lain_1	l1g				XPD_	Gain_11g		XPD_
0x117					false	_dete	ect_ba	ickoff	_11g			b_D	B_11g		b_OB_11	g -115
0x118	ch1	14_filter_	_cck_	delta				cck_	_ofdn	ı_pv	vr_d	elta	-	in	it_gainI_	11g
0x119	1	(	cal_p	ier_2	_11g	1							cal_pier	_1_11g		
0x11A	Х	Х	X	)	(R_Ta	arget_	Pow	er_11	g			2	p5G_Turbo	o_2Wmax	Power	

Table 1-5. EEPROM Subsystem Design Specific Entries (continued)

Location	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
0x11B	Х	Х		rxt	x_ma	rgin	_11g			1		cal_pier_3_11g					
0x11C	Х	Х	Х	X	X		ic	l_cal_	I_11g	I_11g iq_cal_Q_11g							
0x11D	(lsb)	Swite	vitch_Settling_Time_11g_Turbo									C	ofdm_cck_	gain_delt	a		
0x11E	ADC_D	esired_S	bize_1	1g_T	urbo	rx	tx_m	argin <u></u>	_11g_Turbo TxRxatten_11g_Turbo								
0x11F	Х	Х	Х	X	X		PG	A_De	sired_Size_11g_Turbo(msb)								
0x120	Х	Х	Х	Х		ph	ase_c	al_1_1	l1g			phase_cal_0_11g					
0x121	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х		
•••																	
0x127	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	
0x128	CTL 1											CTI	L 2				
0x129		CTL 3							CTL 4								
0x12A	CTL 5											CTI	L 6				
0x12B	CTL 7											CTI	L 8				
0x12C	CTL 9											CTL	L 10				
0x12D			С	TL 11	[								CTL	. 12			
0x12E			С	TL 13	3				CTL 14								
0x12F			С	TL 15	5				CTL 16								
0x130			С	TL 17	7				CTL 18								
0x131			С	TL 19	)				CTL 20								
0x132			С	TL 21	L I				CTL 22								
0x133			C	TL 23	3			-	CTL 24								
0x134			C	TL 25	5								CTL	. 26			
0x135			C	TL 27	7								CTL	_ 28			
0x136			C	TL 29	ð								CTL	. 30			
0x137			C	TL 31	1								CTL	. 32			
0x138	X	Х	X	X	X	X	Х	X	Х	X	Х	X	X	Х	Х	X	
	X	Х	Х	Х	Х	Х	Х	X	Х	Х	Х	Х	Х	Х	Х	X	
0x14F	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	

Table 1-5. EEPROM Subsystem Design Specific Entries (continued)

[1] For complete information on configuring eep\_map0, refer to Appendix A, eep\_map 0.

[2] For complete information on configuring eep\_map1, refer to Appendix B, eep\_map 1.

[3] This location needs to be 0 for compatibility with earlier software releases. Used to be the old location for 32KHz\_Enable flag.

	· · ·
Register	Description
CCS	Country Code Selector flag identifying whether the 12-bit code represents a country code or a regulatory domain code. See the support bulletin <i>Worldwide Roaming Design Specification</i> for details.
WWR	Worldwide Roaming flag. If set to 1, the scan manager must use passive scan to discover the regulatory domain. See the support bulletin <i>Worldwide Roaming Design Specification</i> for details.
Country_or_Domain_Code	A 12-bit code identifying the currently selected country or domain of operation. The NIC driver or the AP software makes use of this value to determine the channels available for operation and the operating power at those channels for all data rates (see the support bulletin <i>Setup for Country or Regulatory Domain</i> for more information).
Checksum	A 16-bit value that causes a bit position X-OR run across EEPROM locations 0xC1 to 0x3FF or EEPROM data end (whichever is larger) to yield a result of 0xFFFF. If the checksum fails, the software should default to low power values, because the data in this section of the EEPROM has been corrupted. If the EEPROM data written extends beyond 16K, then EEPROM locations 0x1B and 0x1C specify where the checksum ends.
Version	Allows the software to decipher the EEPROM contents. Any time the EEPROM layout is changed, the major and minor version combination should be used to convey that information to the driver.
TD (Turbo_disable)	When set, prevents the card from using Atheros Turbo Mode™ in 5 GHz operation.
RFK	This bit is only used by a hardware switch. Ignored by hardware if set to 0. If the RFK bit is set to 1, then a pull up resistor must be placed on the AR5211 GPIO_0, providing a hardware interface to an external on/off switch that will allow manual termination of any RF activity
	<ul> <li>0= Allow RF activity</li> <li>1= Disallow RF activity</li> </ul>
DeviceType	Provided for definition of device type/form factor. Currently, neither hardware nor software utilize these bits. It is recommended that these bits be set for the appropriate implementation as future versions of hardware and/ or software may contain device dependent options.
	Device Type Definition (Recommended):
	• $001 = CardBus$
	010 = PCI
	011 = MInI PCI $ 100 = Access Point$
	■ 100 – Access Found
5G_Turbo_2WmaxPower	Maximum suggested power if user wishes to consume less than 2 W power (in dBm).
Amode	Specifies this subsystem design supports operation in 802.11a mode.
Bmode	Specifies this subsystem design supports operation in 802.11b mode.
Gmode	Specifies this subsystem design supports 802.11g mode.
Turbo2G	Flag that specifies whether this subsystem design supports 802.11g Turbo mode.
	1 = 802.11g Turbo operation disabled 0 = 802.11g Turbo operation analysis
YDD	0 = 002.11g Turbo operation enabled  Reserved
XR5	Reserved
	10001104

Table 1-6. Subsystem Design Specific EEPROM Entries Descriptions

Register	Description
EAR_start_location	EEPROM location marking the beginning of the EEPROM Added Registers (EAR). The EAR scheme facilitates a version of software release to work with the hardware released at a later date. Refer to Appendix E, "EAR EEPROM", for further details.
Target_Power_Start_Location	EEPROM location marking the beginning of the target powers section.
32KHz_enable	When set, indicates the presence of a 32 kHz crystal for sleep mode.
eep_map	This flag indicates the type of EEPROM layout. There are 2 types of EEPROM layouts supported starting with EEPROM version 4.0 based on the type of power control scheme supported by the chipset:
	<ul> <li>00 = Legacy EEPROM layout</li> <li>01 = EEPROM layout for the advanced power control scheme; offers enhanced accuracy of power control even at low output power levels</li> </ul>
EAR_FILE_VERSION	Source control version of the .ear file for traceability.
EEP_FILE_VERSION	Source control version of the .eep file for traceability.
ART_BUILD_NUM	Build number of ART used to calibrate the card. ART version is the same as EEPROM version starting with EEPROM version 4.3.
EAR_FILE_IDENTIFIER	Numerical identifier after the base .ear filename. For example, 240_mb32ag_NN.ear would result in an EAR_FILE_IDENTIFIER = 0xNN.
MaskForRadio0	2-bit mask of modes supported by radio interface 0.
	■ lsb = 1 indicates 802.11g/802.11b
	■ msb = 1 indicates 802.11a support
MaskForRadio1	2-bit mask of modes supported by radio interface 1.
	$\blacksquare lsb = 1 indicates 802.11g/802.11b$
	■ msb = 1 indicates 802.11a support
disableComp	When set, prevents the adapter from supporting compression
disable_AES	When set, prevents the adapter from supporting AES
disable_FF	When set, prevents the adapter from supporting Fast Frames
disable_bursting	When set, prevents the adapter from supporting bursting
max_qcu	Specifies the maximum number of QCUs supported by the adapter. Valid values are in the range 0–31. Setting 0 defaults to the current limit of 10.
enable_clip	Set to 1 to enable heavy clipping
key_cache_size	Specify the length of the key cache. The size is specified as $2^{[15-1]}$ . Setting 0 defaults to the current size of 128.
Antenna_Gain_5G	Antenna gain in the 5 GHz band. This value is added to the 802.11a calibrated power by the driver to compute the final output power. An 8-bit signed quantity in 0.5 dB steps (e.g., +12 Antenna_Gain_5G = +6 dB).
Antenna_Gain_2.4G	Antenna gain in the 2.4 GHz band. This value is added to the 802.11b and 802.11g calibrated power by the driver to compute the final output power. An 8-bit signed quantity in 0.5 dB steps (e.g., $+12$ Antenna_Gain_2.4G = $+6$ dB).
Switch_Settling_Time_11a	802.11a Tx/Rx switch settling time; can be set according to the settling time of the external switch. The equation to calculate switch settling time register is (switch settling time register) = (switching settling time / 25 ns) +19.
Switch_Settling_Time_11a_Turbo	802.11a  Tx/Rx switch settling time for the Turbo mode.
TxRxatten_11a	Specifies the difference in attenuation between the Tx/Rx switch in Tx mode and in Rx mode, in 1 dB increments for 802.11a operation (at 5 GHz). For example, from the receiver's perspective, when in Rx mode there will be little loss from the antenna to the AR5111/AR5112. In Tx mode, there will be more loss from the antenna to the AR5111/AR5112 due to the isolation of the PIN diode switch. This difference is what should be placed in TxRxatten. Useful only when a strong signal is presented to the receiver.

Register	Description
TxRxatten_11a_Turbo	802.11a Tx/Rx switch attenuation difference for the Turbo mode.
AntennaCTL_11a_0  AntennaCTL_11a_10	Antenna Control Settings for operation in the 802.11a mode. A 6-bit setting controlling the output of pins (ATTEN5, ATTEN2, ANTD, ANTC, ANTB, ANTA) is specified for each of the 11 possible states of transmission/reception.
ADC_Desired_Size_11a	Desired amplitude of signal to be presented to the analog to digital converter (ADC) in 802.11a operation mode. This value is used by the automatic gain control stage in AR5111/AR5112 to output the appropriate signal size to make the best use of ADC range. The value specified is in 0.5 dB step (e.g, -32 ADC_Desired_Size_11a = -16 dBm).
ADC_Desired_Size_11a_Turbo	802.11a ADC desired size for the Turbo mode.
OB_11a_1  OB_11a_4	Used to set the bias current for the output stage of PA in 802.11a operation mode. To enable optimum performance and power consumption over a wide range of operation, up to 4 values can be specified for OB_11a and DB_11a combinations:
	<ul> <li>OB_11a_1 is used for channels in the range of 5.15–5.25 GHz.</li> <li>OB_11a_2 is used for channels in the range of 5.25–5.50 GHz.</li> <li>OB_11a_3 is used for channels in the range of 5.50–5.70 GHz.</li> <li>OB_11a_4 is used for channels in the range of 5.70–5.85 GHz.</li> <li>Each value supports a range of 1-7.</li> </ul>
DB_11a_1	Used to set the bias current for the driver stage of the PA in 802.11a operation mode. (See "OB_11a_1 OB_11a_4" for an explanation of the four values.)
DB_11a_4	Each value supports a range of 1–7.
Tx_end_to_xlna_on_11a	Specifies the time difference from when the baseband is finished sending a frame to when the external low noise amplifier (LNA) switch is activated in 802.11a operation mode. This parameter can be adjusted based on the ramp- up time of the external LNA. For example, if the external LNA ramp-up time is slow, then it would be desirable to turn on the external LNA sooner so that the beginning of the receive frame is not missed.
Thresh62_11a	Adjusts clear channel assessment (CCA) sensitivity to meet IEEE 802.11a specification. Section 17.3.10.5 of the IEEE 802.11a specification specifies CCA sensitivity as "A start of a valid OFDM transmission at receive level equal or greater than minimum 6 Mbps sensitivity ( $-82$ dBm) shall cause CCA to indicate Busy with probability > 90% within 4 µs. If the preamble portion of a frame was missed, the receiver shall hold the carrier sense (CS) signal Busy for any signal 20 dB above minimum 6 Mbps sensitivity ( $-62$ dBm)". A lower threshold can be chosen for better performance in the presence of collisions by changing the setting in this register.
Tx_end_to_xpa_off_11a	Specifies the time difference from when the baseband is finished sending a frame to when the external PA switch is deactivated in 802.11a operation mode. This parameter can be adjusted based on the ramp-down time of the external PA. For example, if the external PA ramp-down time is very fast, then it would be desirable to delay deactivating the external PA to ensure that the end of the frame being sent is not prematurely truncated.
Tx_frame_to_xpa_on_11a	Specifies the time difference from when the medium access control (MAC) sends the frame to when the external PA switch is activated in 802.11a operation mode. This parameter can be adjusted based on the ramp-up time of the external PA. For example, if the external PA ramp-up time is very fast, then it would be desirable to activate the external PA sooner so that the beginning of the frame being sent is not prematurely truncated.

Tabla 1 6	Subsystem I	Docian S	nocific EEDDOM	Entrine Doceri	ntions /	(continued)	
<i>Tuble</i> 1-0.	Subsystem	Design S	pecific EEFROM	LIILIIES DESCII	μεισπό (	(continueu)	ŕ.

Register	Description
PGA_Desired_Size_11a	Desired amplitude of the output of the programmable analog gain stage presented as input to the baseband gain stage in 802.11a operation mode. This value is used to ensure optimal input signal for the external PA. The value specified is in 0.5 dB steps. For example, a typical value of –72 corresponds to a –36 dBm signal level.
PGA_Desired_Size_11a_Turbo	802.11a PGA desired size for the Turbo mode.
Noise_Floor_Thresh_11a	Noise floor threshold in 802.11a operation mode. The value specified is in 1 dB steps (that is, a typical value of -85 Noise_Floor_Thresh_11a = -85 dBm).
XPD_11a	Selects between the internal or external detector for power control in 802.11a operation mode. XPD_11a = 1 selects the external detector and XPD_11a = 0 selects the internal.
XPD_Gain_11a	Controls the gain for the external power detector output in 802.11a operation mode.
	There are only 4 valid settings for these bits for $eep_map = 0$ :
	■ XPD_gain_11a = 14 corresponds to 0 dB gain
	■ XPD_gain_11a = 13 corresponds to 6 dB gain
	■ XPD_gain_11a = 11 corresponds to 12 dB gain
	■ XPD_gain_11a = 7 corresponds to 18 dB gain
	for eep_map = 0.
	In eep_map = 1, this field is used as an "xpd_gain_mask" for up to two xpd_gains for which the cal data is stored in the EEPROM (see Appendix B for details). The LSB indicates if cal data is stored for 0 dB xpd_gain, and msb indicates if 18 dB was used. For example:
	XPD_gain_11a = 1001b indicates cal data for 0 dB and 18 dB xpd_gain is stored in EEPROM
	XPD_gain_11a = 1010b indicates cal data for 6 dB and 18 dB xpd_gain is stored in EEPROM
	XPD_gain_11a = 0010b indicates cal data for only 6 dB xpd_gain is stored in EEPROM
XLNA_Gain_11a	Total gain provided by the LNA present on the target board. This value is for consumption by the NDIS driver or AP software and is not programmed into any device register for operation.
Force_A	When set, specifies the use of the DB_11a value for the 5 GHz driver bias, or, if Clear, let it be under automatic control. The chip can automatically select a value based upon the output power level.
False_Detect_Backoff_11a	Due to the capability of receiving extremely low levels of signals, sometimes a spur may interfere with the proper operation of the system. There is a mechanism built in the chipset to overcome those spurs by applying this backoff in sensitivity (in dB) only to the channels affected by the spur (the list of affected channels may be stored in the driver). Using good design practices, it is recommended to keep the spur levels low enough that no backoff is needed.
Init_GainI_11a	An initial gain value to start with after a reset_device. Used by the power control logic to get the initial packets closer to target power levels sooner.
	Range is 1–50 for AR5001 products; 1–35 for AR5002 products.
iq_cal_I_11a	I coefficient obtained from the iq_cal to correct for the iq_mismatch in the 802.11g receive path. This coefficient is used to correct for the iq_mismatch and improve receive sensitivity.
iq_cal_Q_11a	Q coefficient obtained from the iq_cal to correct for the iq_mismatch in the 802.11g receive path. This coefficient is used to correct for the iq_mismatch and improve receive sensitivity.

Register	Description
rxtx_margin_11a	Margin (in dB) that controls when the final stage of attenuation (stage r1x12, or r2x12, in antenna control switch table) is kicked in. A higher value for rxtx_margin_11a means the final attenuation stage will be kicked-in at a lower input signal level to attenuate the received signal.
rxtx_margin_11a_Turbo	802.11a rxtx_margin for the Turbo mode.
Locations 0xF2–0xFD	Similar hardware settings as described in "Switch_Settling_Time_11a" through "rxtx_margin_11a" described above as applicable to the 802.11b mode of operation. With one exception: "TxRxatten_11b". The five parameters for the Turbo mode are not applicable for 802.11b.
TxRxatten_11b	Specifies the difference in attenuation between the Tx/Rx switch in Tx mode and in Rx mode, in 1 dB increments for 802.11b operation.
Cal_Pier_1_11b	If the force_piers_list_11b is used to calibrate the card in 802.11b mode, this field represents the location of the first 802.11b frequency pier. 0xFF indicates unused field. fbin = freq in MHz - 2300.
Cal_Pier_2_11b	If the force_piers_list_11b is used to calibrate the card in 802.11b mode, this field represents the location of the second 802.11b frequency pier. 0xFF indicates unused field. fbin = freq in MHz - 2300.
Cal_Pier_3_11b	If the force_piers_list_11b is used to calibrate the card in 802.11b mode, this field represents the location of the third 802.11b frequency pier. 0xFF indicates unused field. fbin = freq in MHz – 2300.
Locations 0x10D–0x119	Similar hardware settings as described in "Switch_Settling_Time_11a" through "rxtx_margin_11a" as applicable to the 802.11g mode of operation. With one exception: "TxRxatten_11g". The five parameters for the Turbo mode are also stored for the 802.11g.
TxRxatten_11g	Specifies the attenuation through the 5 GHz/2.4 GHz Rx switch in 2.4 GHz Rx mode. The attenuation is specified in 1 dB increments.
TxRxatten_11g_Turbo	802.11g TxRxAtten for the Turbo mode.
CCK_OFDM_Pwr_Delta	This value represents measured power difference between a CCK rate (that is, 11 Mbps) and an OFDM rate (that is, 6 Mbps) for the same PCDAC value in 802.11g mode. Default value is 1.5 dB. This number needs to have .1 dB resolution, so the value stored is 10 times the actual delta. For example, if the delta is measured, and specified in calsetup.txt, to be 1.3 dB, value stored in this field will be $1.3 * 10 = 13$ .
Ch14_Filter_CCK_Delta	Special filter bit is used for channel 14 in 802.11g mode in Japan to satisfy the lower power per MHz limit. This change in spectral shape results in slightly different output power for a given pcdac (about 1.5 dB). This value can be obtained by measuring the difference between 1 mbps power out for a given pcdac between 2472 and 2484 MHz. This value is stored with a 0.1 dB resolution as an unsigned 5-bit field (0–3.1dB). Value stored is 10 times the actual value.
OFDM_CCK_GAIN_DELTA	Difference in gainF to output same power for OFDM vs. CCK packets. This stems from a difference in peak-to-average ratio for OFDM and CCK packets. All things being equal, the Peak-to-Average Ratio (PAR) difference is about 7.5 dB, but different baseband scaling may be used for OFDM and CCK packets.
Cal_Pier_1_11g	If the force_piers_list_11g is used to calibrate the card in 802.11g mode, this field represents the location of the first 802.11g frequency pier. 0xFF indicates unused field. fbin = freq in MHz – 2300.
Cal_Pier_2_11g	If the force_piers_list_11g is used to calibrate the card in 802.11g mode, this field represents the location of the second 802.11g frequency pier. 0xFF indicates unused field. fbin = freq in MHz – 2300.
Cal_Pier_3_11g	If the force_piers_list_11g is used to calibrate the card in 802.11g mode, this field represents the location of the third 802.11g frequency pier. 0xFF indicates unused field. fbin = freq in MHz – 2300.

Register	Description
2p5G_Turbo_2WmaxPower	Maximum suggested power (in dBm) in 802.11g Turbo mode if user wishes to consume less than 2 W power.
XR_Target_Power_11a	Reserved
XR_Target_Power_11g	Reserved
CTL 1  CTL 32	Hex codes for the CTLs that this card is calibrated for. The CTL that the driver determines the current country code index belongs to is matched against these hex codes to figure out the location of correct data to be retrieved from the EEPROM. The lower 3 bits (bits [2:0]) of the hex code identify which operating mode (802.11a/802.11b/802.11g) the CTL pertains to:
	<ul> <li>000 = 802.11a mode</li> <li>001 = 802.11b mode</li> <li>010 = 802.11g</li> </ul>
	<ul> <li>010 = 302.11g</li> <li>011 = Atheros Turbo Mode at 5 GHz</li> <li>100 = Atheros Turbo Mode at 2.4 GHz</li> </ul>
b_OB_11b	Used to set the bias current for the output stage of PA in the AR2112/AR5112 chip in 802.11b mode.
b_DB_11b	Used to set the bias current for the driver stage of PA in the AR2112/AR5112 chip in 802.11b mode.
b_OB_11g	Used to set the bias current for the output stage of PA in the AR2112/AR5112 chip in 802.11g mode.
b_DB_11g	Used to set the bias current for the driver stage of PA in the AR2112/AR5112 chip in 802.11g mode.
Force_B	When set, indicates whether to use the b_DB_11b (or b_DB_11g) value specified for the 2.4 GHz driver bias, or if Clear, let it be under automatic control. The chip can automatically select a value based upon the output power level.
iq_cal_I_11g	I coefficient obtained from the iq_cal to correct for the iq_mismatch in the 802.11g receive path. This coefficient is used to correct for the iq_mismatch and improve receive sensitivity.
iq_cal_Q_11g	Q coefficient obtained from the iq_cal to correct for the iq_mismatch in the 802.11g receive path. This coefficient is used to correct for the iq_mismatch and improve receive sensitivity.
phase_cal_0_11a phase_cal_4_11a	Phase calibration information between the two chains for the MIMO chip AR5513 based reference designs in 5 GHz band. The 6-bit value stored is the phase delta in degrees divided by 10. For example, a phase delta of 270 will be stored as 27. Phase calibration is stored for 5 channel frequencies in the 5GHz band: 5, 5.2, 5.4, 5.6 and 5.8 GHz. For all other channels, it needs to be linearly interpolated between the two nearest phase cal channels.
phase_cal_0_11g phase_cal_1_11g	Phase calibration information between the two chains for the MIMO chip AR5513 based reference designs in 2.5 GHz. The 6-bit value stored is the phase delta in degrees divided by 10. For example, a phase delta of 270 will be stored as 27. Phase calibration is stored for 2 channel frequencies in the 2.5 GHz band : 2.412 and 2.472 GHz. For all other channels, it needs to be linearly interpolated between the two nearest phase cal channels.
disable_tx_chain	<ul> <li>A 3-bit mask indicating which MIMO chains are disabled for transmission on the design.</li> <li>disable_tx_chain[0] → disable chain 0 for tx</li> <li>disable_tx_chain[1] → disable chain 1 for tx</li> <li>disable_tx_chain[2] → disable chain 2 for tx (not used for AR5513)</li> </ul>

Table 1-6.	Subsystem Des	ian Specific E	EPROM Entries D	Descriptions	(continued)

Register	Description
disable_rx_chain	A 3-bit mask indicating which MIMO chains are disabled for reception on the design.
	disable_rx_chain[0] $\rightarrow$ disable chain 0 for rx
	disable_rx_chain[1] $\rightarrow$ disable chain 1 for rx
	disable_rx_chain[2] $\rightarrow$ disable chain 2 for rx (not used for AR5513)
en_fcc_mid	Flag indicating whether operation in FCC band from 5.47-5.7 GHz is supported or not :
	$\bullet 0 = \text{Operation is prohibited}$
	■ 1 = Operation is supported
en_jap_even_u1	Flag indicating whether operation in Japan UNII1 band from 5.15-5.25 GHz on 20 MHz even channels (5180, 5200, 5220, 5240) is supported or not :
	$\blacksquare$ 0 = Operation is prohibited
	■ 1 = Operation is supported
en_jap_u2	Flag indicating whether operation in Japan UNII2 band from 5.25-5.35 GHz is supported or not :
	$\blacksquare 0 = \text{Operation is prohibited}$
	■ 1 = Operation is supported
en_jap_mid	Flag indicating whether operation in Japan band from 5.47-5.7 GHz is supported or not :
	$\blacksquare$ 0 = Operation is prohibited
	■ 1 = Operation is supported
dis_jap_odd_u1	Flag to disable whether operation in Japan UNII1 band from 5.15-5.25 GHz on odd channels (5170, 5190, 5210, 5230) is supported or not :
	$\blacksquare 0 = \text{Operation is supported (NOT disabled)}$
	$\blacksquare 1 = \text{Operation is prohibited (disabled)}$

#### Dual 802.11a Configuration Support

Atheros chipsets support the concurrent dual 802.11a AP designs. This support requires ability to store configuration/calibration information for two 802.11a radios. EEPROM layouts prior to version 4.8 could support configuration information for one 802.11a, 802.11b, and 802.11g radio. Primary focus in adding support for dual 802.11a radios was ease of implementation and leverage code re-use.

Beginning with EEPROM version 4.8, only for the access points that have two 802.11a radios, the EEPROM configuration information is duplicated immediately following the first, in the flash for the second chain. Configuration data for the modes supported by the second chain is updated in this block and rest of the information is left unchanged.

# A eep\_map 0

This appendix provides EEPROM subsystem-specific information for eep\_map value set to 0 (refer to Table 1-5 on page 1-11.)

### **EEPROM NIC or AP Specific Information (0x150–0x2BE)**

Each wireless NIC or AP must comply with local emission regulations and 802.11 spectral limitations. Due to the sensitive nature of RF circuit design, for each manufactured NIC or AP to provide an optimal level of throughput performance and output power, it is essential to calibrate each device and store raw performance capability information in the EEPROM.

For the transmit power control at any channel, the AR5211/AR5311 must be programmed with a 64-entry PCDAC lookup table indexed on the desired power value in 0.5 dB steps. For example, entry 18 should store the PCDAC value (18\*0.5 = 9 dB) power output. A snapshot of the NIC or AP raw power capability over the frequency range is stored in the EEPROM at ten frequency piers. For all intermediate channels, the driver reconstructs the 64-entry table from this snapshot through interpolation using the PLA scheme.

At each frequency pier, power versus PCDAC dependence often looks like Figure A-1: negligible output below PCDAC\_MIN and monotonic increase in output power up to PCDAC\_MAX, beyond which the PA saturates with no increase in output power. To capture maximum details of this data, the EEPROM stores only the region between PCDAC\_MIN and PCDAC\_MAX.



Figure A-1. Typical Output Power Dependence on PCDAC Values for a Channel

The format for data stored at a frequency pier is summarized in Figure A-2. The values stored for each frequency pier are: PCDAC\_MIN, PCDAC\_MAX, and the interpolated output power at fixed percentage intercepts between PCDAC\_MIN and PCDAC\_MAX (the default set of intercept percentages employed is 0%, 10%, 20%, 30%, 40%, 50%, 60%, 70%, 80%, 90% and 100%). The PCDAC values are stored in a 7-bit format. Finer gridsize is employed at the range beginning and end to capture accurate transition region details.



Figure A-2. Calibration Data Format on the EEPROM for a Frequency Pier

#### 802.11a Mode Calibration Information (0x150-0x186)

The block of EEPROM locations (0x150–0x186) is divided into Group 1 (0x150–0x154) and Group 2 (0x155–0x186). Group 1 in Table A-1 shows the pier locations for ten frequency piers in 8-bit frequency representation.

This formula relates the frequency in 5 GHz range (freq) to the 8-bit value stored on the EEPROM (fbin):

fbin = (freq – 4800) / 5 if 4800 ≤ freq < 6080 (freq in MHz)

Location	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
0x150				Fb	in0			Fbin1										
0x151				Fb	in2				Fbin3									
0x152				Fb	in4				Fbin5									
0x153				Fb	in6							Fb	in7					
0x154				Fb	in8				Fbin9									

#### Table A-1. Group 1. 802.11a Frequency Piers (0x150-0x154)

Table A-2 shows 4.9–5.85 GHz raw data for one of ten frequency piers for the eep\_map = 00 layout: PCDAC\_MAX, PCDAC\_MIN, and raw power at 0, 10, 20, 30, 40, 50, 60, 70, 80, 90, and 100 percent. The PCDAC values are stored in 6-bit format and the power expressed in 6 bits (0–32 dBm in 0.5 dB steps).

Table A-2. Group2. 802.11a Raw Power Calibration Data at a Frequency Pier (0x155–0x186)

Location	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0		F	CDAC	C_MA	Х			]	PCDA	C_MIN		dBmbin0				
1		••			dBm	bin10					dBm	bin20				
2		dBm	bin30				dBm	bin40				dBm				
3			dBm	bin60					dBm	bin70				dBm	bin80	
4	•				dBm	bin90					dBml	bin100			Х	Х

Group 2 in Table A-3 shows 4.9–5.85 GHz raw data for one of ten frequency piers. The PCDAC values are stored in a 6-bit format and the power is expressed in 7 bits (0–32 dBm in 0.25 dB steps).

											/						
Location	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
0		ŀ	CDAC	C_MA	Х			]	PCDA	C_MIN	J		dBmbin0				
1	•	••			dBm	bin10					dBm	bin20			••	•	
2		dBm	bin30				dBm	bin40				dBm					
3			dBm	bin60					dBm	bin70				dBm	bin80		
4	•	••			dBm	bin90					dBmb	oin100			Х	Х	

#### Table A-3. Group2. 802.11a Raw Power Calibration Data at a Frequency Pier (0x155–0x186)

#### 802.11b Mode Calibration Information (0x187–0x195)

Group 3 represents the EEPROM locations 0x187–0x195. Table A-4 shows 2.4–2.5 GHz raw data at frequency piers 2.412, 2.447, and 2.484 GHz.

Table A-4.	Group 3. 80	)2.11b Raw P	<b>Power Calibration</b>	Data	(0x187–0x195)	
------------	-------------	--------------	--------------------------	------	---------------	--

Location	15	14	13	12	11	10	0 9 8 7 6 5 4								1	0
0		F	CDAC	C_MAX	X			]	PCDA	C_MIN		dBmbin0				
1					dBm	bin10					dBm	bin20				
2		dBm	bin30				dBml	oin40				dBmbin50				
3			dBm	bin60				dBmbin70						dBmbin80		
4					dBm	bin90					dBml	5in100			Х	Х

#### 802.11g Calibration Information (0x196-0x1A4)

Group 4 represents the EEPROM locations 0x196–0x1A4. Table A-5 shows 2.4–2.5 GHz raw data at 3 frequency piers with OFDM modulation: 2.312 GHz, 2.412 GHz, and 2.484 GHz.

#### Table A-5. Group 4. 802.11g Calibration Data (0x196-0x1A4)

Location	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
0		ŀ	PCDA	C_MA	Х			]	PCDA	C_MIN		dBmbin0					
1					dBm	bin10					dBm	bin20					
2		dBm	bin30				dBm	bin40					dBmbin50				
3			dBm	bin60					dBm	bin70			dBmbin80				
4					dBm	bin90		dBmbin100							Х	Х	

#### Target Power Calibration for 802.11a Mode (0x1A5-0x1B4)

Group 5 represents the EEPROM locations 0x1A5–0x1B4. Table A-6 shows target power for 802.11a mode of operation for 6–24, 36, 48, and 54 Mbps, specified at up to eight test frequencies. For i=0–7, Test\_channel\_i represents frequency in eight bits, followed by the target power in dBm at various rates in six bits (unsigned value). Not all eight test frequencies must be specified; if fewer than eight are specified, the remaining unused bits are 0.

#### Table A-6. Group 5. Target Power Calibration for 802.11a Mode (0x1A5–0x1B4)

Location	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0			Т	est_ch	annel_	i					dB_6	6-24_i				
1		dB_	36_i				dB_	<u>48_</u> i					dB_	54_i		

#### Target Power Calibration for 802.11b Mode (0x1B5-0x1B8)

Group 6 represents the EEPROM locations 0x1B5–0x1B8. Table A-7 shows target power for 802.11b mode of operation for rates 1, 2, 5.5, and 11 Mbps which are specified at exactly two test frequencies. For i=0–1, Test\_channel\_i represents frequency in eight bits, followed by the target power in dBm at various rates expressed in six bits (unsigned value).

Exactly two test frequencies must be specified. To cover the entire operating range, it is recommended to specify:

- Test\_channel\_0 = 2.412 GHz
- Test\_channel\_1 = 2.484 GHz

This formula is used to relate the frequency in 2.4 GHz range (freq) to the 8-bit value stored on the EEPROM as Test\_channel\_i (fbin):

fbin = (freq - 2300) (freq in MHz)

Table A-7. Group 6. Target Power Calibration for 802.11b Mode (0x1B5–0x1B8)

Location	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
0x1B5	Test_channel_0									dB_6-24_i							
0x1B6		dB_	36_i		dB_48_i				dB_54_i						-		
0x1B7	Test_channel_1									dB_6	5-24_i						
0x1B8		dB_	36_i				dB_	48_i			dB_54_i						

#### 802.11g Target Power Calibration Information (0x1B9-0x1BE)

Group 7 represents the EEPROM locations 0x1B9–0x1BE. Table A-8 shows target power for 802.11g mode for rates 6-24, 36, 48, and 54 Mbps, specified at up to three test frequencies. For all CCK rates in 802.11g mode, the target powers from 802.11b mode are used. For i=0–2, Test\_channel\_i represents frequency in seven bits, followed by the target power in dBm at various rates expressed in six bits (unsigned value).

Not all three test frequencies need to be specified. If less than three test frequencies are specified, the remaining unused bits should be 0. To cover the entire operating range, it is recommended to specify:

- Test\_channel\_0 = 2.412 GHz
- Test\_channel\_2 = 2.484 GHz

#### Table A-8. Group 7. Target Power Calibration for 802.11g Mode (0x1B9-0x1BE)

Location	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
0x1B9	Test_channel_0									dB_6-24_i								
0x1BA		dB_	36_i				dB_	48_i	dB_54_i									
0x1BB	Test_channel_1								dB_6-24_i									
0x1BC	dB_36_i dB_48						48_i	dB_54_i										
0x1BD	Test_channel_2																	
0x1BE		dB_	<u>36_</u> i				dB_	48_i										
# CTL Information (0x1BF-0x2BE)

Group 8 represents the EEPROM locations 0x1BF–0x2BE. Table A-9 shows CTL data for one of the 32 CTLs: 8 user defined band edges expressed in 8 bits, the maximum band edge power (6 bits—unsigned value) at each band edge and the non-edge flags for each CTL band edge. This maximum power (dBm) at band edge is used to limit power only at that channel if the non-edge flag is set to 0. If the non-edge flag is set to 1, that indicates the CTL frequency to not be a band edge and the corresponding dBmax\_edge<ii> specified will limit power at a range of channels (See "Conformance Testing Limits" on page 1-6 for details). If less than 8 unique band edges are provided, the rest of the band edge locations will be filled with 0.

This format is repeated for all defined CTLs, up to a maximum number of 32.

It is important to determine the mode (802.11a/802.11b/802.11g/TURBO) to which a CTL pertains, to correctly read back the band edge frequencies. The lower 3 bits of the CTL hex code are used to convey this information as described in Table 1-6.

Location	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0				BandE	Edge1							Band	Edge2			
1				BandE	Edge3							Band	Edge4			
2				BandE	Edge5							Band	Edge6			
3				BandE	Edge7							Band	Edge8			
4	Х	Flg1		d	Bmax	_edge	1		X	Flg2		(	dBmax	_edge	2	
5	Х	Flg3		d	Bmax	_edge	3		Х	Flg4		(	dBmax	_edge	4	
6	Х	Flg5		d	Bmax	_edge	5		Х	Flg6		(	dBmax	c_edge	6	
7	Х	Flg7		d	Bmax	_edge	7	- V	Х	Flg8		(	dBmax	_edge	8	

Table A-9. Group 8. CTL Information (0x1BF–0x2BE)



# Beep\_map 1

This appendix provides EEPROM subsystem-specific information for eep\_map value set to 1 (refer to Table 1-5 on page 11.)

# **EEPROM NIC or AP Specific Information (0x150–0x2BE)**

Each wireless NIC or AP is required to comply with local emission regulations and 802.11 spectral limitations. Due to the sensitive nature of RF circuit design, for each manufactured NIC or AP to provide an optimal level of throughput performance and output power, it is essential to calibrate each device and store the raw performance capability information in the EEPROM.

For the transmit power control at any channel, the AR5212/AR5312 must be programmed with a 64-entry PCDAC lookup table indexed on the desired power value, referred to as the Pmin, in 0.5 dB steps. For example, entry 18 stores the PCDAC value that results from the Pmin + 18\*0.5 = Pmin + 9 dBm power output. For the format eep\_map = 1, negative power levels in dBm are also supported. Pmin is the minimum power achievable on a given channel (typically for xpd\_gain = 18 dB, PCDAC = 1). If the minimum power is positive, Pmin = 0. If Pmin is negative, e.g. -5 dBm, entry 18 in the 64-entry PCDAC table corresponds to -5 + 18\*0.5 = +4 dBm. A snapshot of the raw power capability of the NIC or AP over the entire frequency range is stored in the EEPROM at 10 frequency piers. For all intermediate channels, the 64-entry table is reconstructed by the driver from this snapshot at 10 frequency piers through interpolation using the PLA scheme.

At each frequency pier, the idealized power versus PCDAC dependence for AR5112-based designs is shown in Figure B-1. The dependence is expected to be fairly linear with PCDACs. To cover the entire range of output power, calibration information for up to two xpd\_gain values is stored on the EEPROM for eep\_map = 1. Typically xpd\_gains of 0 dB and 18 dB are sufficient to accurately cover the entire range.





The format for data stored at a frequency pier is summarized in this section. The values stored for each frequency pier are:

- Power\_max: max power at that channel (starting with EEPROM version 4.3, Power\_max = Pwr4\_xg1)
- For the lower xpd\_gain (higher output power curve), four PCDACs are selected: pcd1 = 1 or 25, pcd4 = lowest PCDAC to output Psat, pcd3 = maximum linear output power, pcd2 is at 70% intercept of pcd1 and pcd3
  - Pwr1\_xg1, Pwr2\_xg1, Pwr3\_xg1, Pwr4\_xg1 for the lower xpd\_gain; power levels for four PCDACs are stored for the lower xpd\_gain.
  - Pcd2\_delta, Pcd3\_delta, Pcd4\_delta for the lower xpd\_gain; the first
     PCDAC (Pcd1) is stored on the EEPROM. Pcd2 = Pcd1 + Pcd2\_delta, Pcd3
     = Pcd2 + Pcd3\_delta, Pcd4 = Pcd3 + Pcd4\_delta.
- Pwr1\_xg2, Pwr2\_xg2, Pwr3\_xg2 for the higher xpd\_gain; power levels for three PCDACs are stored for the higher xpd\_gain. The PCDACs are fixed at 20, 35 and 63, respectively.

The power values are stored in a signed 8-bit format in 0.25 dB steps. The Pcdac\_deltas are stored in a 5-bit format. Power levels for intermediate PCDACs are linearly interpolated from these sampling points.

# 802.11a Mode Calibration Information

One of the major differences between eep\_map = 1 and eep\_map = 0 EEPROM formats is that this section is conditionally stored on EEPROM for eep\_map = 1, and is always present for eep\_map = 0. In eep\_map = 1, this section is present only if AMode is set to 1 (i.e, 802.11a mode is supported). If present, this section starts at EEPROM location 0x150.

The first block of five EEPROM locations (Group 1) stores the pier locations for up to ten frequency piers expressed in 8-bit frequency representation. Table B-1 shows the format of these five words.

This formula relates the frequency in 5 GHz range (freq) to the 8-bit value stored on the EEPROM (fbin) is:

 $fbin = (freq - 4800) / 5 if 4800 \le freq < 6080$ 

						-							-			
Location	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0x150				Fb	in0							Fb	oin1			
0x151				Fb	in2							Fb	oin3			
0x152				Fb	in4							Fb	in5			
0x153				Fb	in6							Fb	in7			
0x154				Fb	in8							Fb	oin9			

# Table B-1. Group 1. 802.11a Frequency Piers

Group 2, which follows Group 1, stores the calibration data for up to ten frequency piers. Only as many piers are stored on the EEPROM as are actually measured, i.e, as have a corresponding non-zero entry in the Group 1. Table B-2 shows the format of calibration data at each frequency pier.

Table B-2. Group 4. 802.11a Raw Power Calibration Data at a Given Frequency Pier

Location	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0				Pwr2	_xg1							Pwr1	l_xg1			
1				Pwr4	_xg1							Pwr	3_xg1			
2	Х		Pc	d4_de	lta			Po	d3_de	lta			Pc	d2_de	lta	
3				Pwr2	_xg2							Pwr1	l_xg2			
4	X	X			Po	d1						Pwr	3_xg2			

# 802.11b Mode Calibration Information

Group 3 stores the calibration data for up to three frequency piers in 802.11b. Only as many piers are stored on the EEPROM as are actually measured. The three frequency piers are specified in the EEPROM header locations 0xFE–0xFF. Table B-3 shows the format of calibration data at each frequency pier.

In eep\_map = 1, this section is present *only* if BMode is set to 1 (i.e, 802.11b mode is supported). If present, this section does not have a fixed starting location. Instead, it starts wherever Group 2 ends. If Group 1 and Group 2 are not present, then this section starts at EEPROM location 0x150.

Table B-3. Group 3. 802.11b Raw Power Calibration Data (0x187-0x195)

Location	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0				Pwr2	2_xg1							Pwr1	l_xg1			
1				Pwr4	L_xg1							Pwra	3_xg1			
2	Х		Pc	d4_de	lta			Pc	d3_de	lta			Pc	d2_de	lta	
3				Pwr2	2_xg2							Pwr1	l_xg2			
4	Х	Х			Pc	d1						Pwr	3_xg2			

# 802.11g Calibration Information

Group 4 stores calibration data for up to three frequency piers in 802.11g. Only as many piers are stored on the EEPROM as are actually measured. The three frequency piers are specified in the EEPROM header locations 0x119 and 0x11B. Table B-4 shows the format of calibration data at each frequency pier.

In eep\_map = 1, this section is present only if GMode is set to 1 (i.e, 802.11g mode is supported). If present, this section does not have a fixed starting location. Instead, it starts wherever Group 3 ends. If Group 1, Group 2, and Group 3 are not present, then this section starts at EEPROM location 0x150.

Location	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0				Pwr2	_xg1							Pwr1	l_xg1			
1				Pwr4	_xg1							Pwr	3_xg1			
2	Х		Pcc	l4_de	lta			Pc	d3_de	lta			Pc	d2_de	lta	
3				Pwr2	_xg2							Pwr1	_xg2			
4	Х	Х			Pc	d1						Pwr	3_xg2			

Table B-4. Group 4. 802.11g Calibration Data

# Target Power Calibration for 802.11a Mode

In eep\_map = 1, the starting location of groups 5, 6, and 7 depends on the sizes of groups preceding it, and is specified in EEPROM location 0xC5. This section is always present and its size and format the same as for eep\_map = 0.

Group 5 represents 802.11a target powers. Table B-5 shows 802.11a mode target power for 6–24, 36, 48, and 54 Mbps, at up to eight test frequencies. For i=0–7, Test\_channel\_i represents frequency in eight bits, followed by the target power in dBm at rates in six bits (unsigned value). Not all eight test frequencies must be specified; if fewer are specified, the remaining unused bits are 0. Target powers are linearly interpolated for intermediate channels.

Table B-5. Group 5. Target Power Calibration for 802.11a Mode

Location 1	5 14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0		]	[est_ch	nannel_	i					dB_6	6-24_i				
1	dB	<u>36_</u> i				dB_	48_i					dB_	<u>54_</u> i		

# Target Power Calibration for 802.11b Mode

Group 6 represents the target powers for 802.11b mode. Table B-6 shows target power for 802.11b mode of operation for rates 1, 2, 5.5, and 11 Mbps, which are specified at exactly two test frequencies. For i=0-1, Test\_channel\_i represents frequency in eight bits, followed by the target power in dBm at various rates expressed in six bits (unsigned value).

Exactly two test frequencies must be specified. To cover the entire operating range, it is recommended to specify:

- Test\_channel\_0 = 2.412 GHz
- Test\_channel\_1 = 2.484 GHz

This formula relates the frequency in 2.4 GHz range (freq) to the 8-bit value stored on the EEPROM as Test\_channel\_i (fbin) is:

fbin = (freq - 2300) (freq in MHz)

Table B-6. Group 6. Target Power Calibration for 802.11b Mode

Location	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0			Т	'est_ch	annel_	0					dB_6	6-24_i				
1		dB_	36_i				dB_	48_i					dB_	<u>54_</u> i		
2			Т	'est_ch	annel	1					dB_6	5-24_i				•
3		dB_	36_i				dB_	48_i					dB_	<u>54_</u> i		

# 802.11g Target Power Calibration Information

Group 7 represents the target powers for 802.11g mode. Table B-7 shows the target power for 802.11g mode for rates 6–24, 36, 48, and 54 Mbps, which are specified at up to three test frequencies. All CCK rates in 802.11g mode use the target powers from 802.11b mode. For i=0–2, Test\_channel\_i represents frequency in eight bits, followed by the target power in dBm at various rates expressed in six bits (unsigned value).

Not all three test frequencies need to be specified. If less than three test frequencies are specified, the remaining unused bits should be 0. To cover the entire operating range, it is recommended to specify:

- Test\_channel\_0 = 2.412 GHz
- Test\_channel\_2 = 2.484 GHz

# Table B-7. Group 7. Target Power Calibration for 802.11g Mode

Location	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0			Т	est_ch	annel_	0					dB_6	-24_i				
1		dB_	36_i				dB_	48_i					dB_	<u>54_i</u>		
2			Т	est_ch	annel	1					dB_6	-24_i				
3		dB_	36_i				dB_	48_i					dB_	<u>54_i</u>		
4			Т	est_ch	annel	2					dB_6	-24_i				
5		dB_	36_i				dB_	48_i					dB_	<u>54_i</u>		

# **CTL Information**

Group 8 represents the data for up to 32 CTLs. Table B-8 shows the format of EEPROM data for one of the 32 CTLs: eight user defined band edges expressed in 8 bits, the maximum band edge power (6 bits—unsigned value) at each band edge and the non-edge flags for each CTL band edge. This maximum power (dBm) at band edge is used to limit power only at that channel if the non-edge flag is set to 0. If the non-edge flag is set to 1, that indicates the CTL frequency to not be a band edge and the corresponding dBmax\_edge<ii>specified will limit power at a range of channels (See "Conformance Testing Limits" on page 6 for details). If less than eight unique band edges are provided, the rest of the band edge locations are filled with 0.

This format is repeated for all defined CTLs, up to a maximum number of 32.

The starting location for this section is immediately after Group 7. In eep\_map = 1, only as many CTLs are stored on the EEPROM as are actually defined. Unlike the case for eep\_map = 0, the unused CTL locations are not filled with 0s. That space can be utilized for storing EAR instead.

It is important to determine the mode (802.11a/802.11b/802.11g/TURBO) to which a CTL pertains, to correctly read back the band edge frequencies. The lower 3 bits of the CTL hex code are used to convey this information as described in Table 1-6.

Location	15	14	13	12	11	10	9	8		7	6	5	4	3	2	1	0
0				Band	Edge1								Band	Edge2			
1				Band	Edge3								Band	Edge4			
2				Band	Edge5								Band	Edge6			
3				Band	Edge7								Band	Edge8			
4	Х	Flg1		C	lBmax	_edge	1		2	Х	Flg2		C	lBmax	_edge	2	
5	X	Flg3		C	lBmax	_edge	3		2	Х	Flg4		C	lBmax	_edge	4	
6	Х	Flg5		C	lBmax	_edge	5		2	Х	Flg6		(	lBmax	_edge	6	
7	X	Flg7		C	lBmax	_edge	7		2	Х	Flg8		C	lBmax	_edge	8	

Table B-8. Group 8. CTL Information (0x1BF-0x2BE)

# C eep\_map 2

This appendix provides EEPROM subsystem-specific information for eep\_map value set to 2 (refer to Table 1-5 on page 11.)

# **EEPROM NIC or AP Specific Information (0x150–0x2BE)**

Each wireless NIC or AP is required to comply with local emission regulations and 802.11 spectral limitations. Due to the sensitive nature of RF circuit design, for each manufactured NIC or AP to provide an optimal level of throughput performance and output power, it is essential to calibrate each device and store the raw performance capability information in the EEPROM.

For the transmit power control at any channel, the AR2413 must be programmed with a 128-entry power detector ADC (PDADC) table indexed in 0.5 dB steps. The PDADC table essentially conveys the calibration information on the power detector feedback voltage as measured by the builtin ADC. The ADC can be used with any combination of up to 4 gain values (1/2x, 1x, 2x, 4x) to cover a wide dynamic range. PDADC values for all pd\_gain values used are spliced at appropriately transition levels to create the 128 entry PDADC table. PDADC values are stored for every 0.5 dB step in output power. At the transition levels, certain amount of overlap is maintained for both the pd\_gains above and below. The transition levels and the overlap amount is programmed into the chip by the driver via the config file.

Snapshot of the raw power capability of the NIC or AP over the entire frequency range is stored in the EEPROM at up to 10 frequency piers for 802.11a mode if 802.11a mode is supported. For all intermediate channels, the 128-entry PDADC table is reconstructed by the driver from this snapshot at 10 frequency piers through interpolation using the PLA scheme.

Appendix

At each frequency pier, an idealized power versus PDADC dependence for AR2413 based designs is shown in Figure C-1. A piecewise linear approximation of the dependence is stored on the EEPROM. To accurately cover the entire range of output power, calibration information for up to two pd\_gain values is stored on the EEPROM for eep\_map = 2. Typically pd\_gains of 1x and 4x are sufficient to accurately cover the entire range.



Figure C-1. Typical PDADC Dependence on Output Power for a Given Channel

The format for data stored at a frequency pier is summarized below. A piecewise linear approximation of PDADC vs. output power dependence is stored between appropriate transition levels for all the pd\_gains used. Data at 4 intercepts is stored for all pd\_gains except for the smallest one. The smallest pd\_gain is used for the highest power levels and 5 intercepts are stored for this pd\_gain for better accuracy.

As an example, for AR2413 based designs, only 2 pd\_gains are used: 1x and 4x. Pd\_gain = 1x is used for 11dBm and above power levels and 5 intercepts are stored for this pd\_gain. Pd\_gain = 4x is used for power levels smaller than 11 dBm and 4 intercepts are used for this pd\_gain. An overlap of 5dB is used for both pd\_gains around the transition level of 11 dBm.

The values stored for each frequency pier are:

- pwr\_I\_kk: lowest power level for all the pd\_gains used. Typically, only two pd\_gain values are used, so pwr\_I\_0 and pwr\_I\_1 are stored. This value is stored as a 5-bit value in 1 dB stepsize.
- Vpd\_I\_kk: PDADC value corresponding to the lowest power level for all the pd\_gains used. Typically, two pd\_gain values are sufficient to accurately cover the entire power range, so only Vpd\_I\_0 and Vpd\_I\_1 are stored. Vpd\_I values are stored in a 7-bit unsigned integer format and represent the output of the power detector ADC.
- pwr\_delta<ll>\_kk: power step increment from the previous intercept for kk-th pd\_gain. ll = 0...N where N = 3 for the smallest pd\_gain (corresponding to highest power output) and N = 2 for all other pd\_gains. pwr\_delta values are stored as 4-bit values in 0.5 dB steps.
- Vpd\_delta<ll>\_kk: PDADC step increment from the previous intercept for kk-th pd\_gain. ll = 0...N where N = 3 for the smallest pd\_gain (corresponding to highest power output) and N = 2 for all other pd\_gains. Vpd\_delta values are stored as 6-bit unsigned integer values.

PDADC values for intermediate power levels are linearly interpolated from these sampling points.

# 802.11a Mode Calibration Information

One of the major differences between eep\_map = 2 and eep\_map = 0 EEPROM formats is that this section is conditionally stored on EEPROM for eep\_map = 2, and is always present for eep\_map = 0. In eep\_map = 2, this section will be present only if AMode is set to 1 (i.e, 802.11a mode is supported). Starting location of this section is not fixed and must be read from "Cal\_Data\_Start\_Location" stored in EEPROM location 0xC8 bits [15:4] (see Table 1-5).

First block of 5 EEPROM locations (Group 1) stores the pier locations for up to 10 frequency piers expressed in 8-bit frequency representation. Format of these 5 words is shown in Table C-1

Shown below is the formula used to relate the frequency in 5 GHz range (freq) to the 8-bit value stored on the EEPROM (fbin):

 $fbin = (freq - 4800) / 5 if 4800 \le freq < 6080$ 

Table C-1. Group 1. 802.11a Frequency Piers

Location	15	14	13	12	11	10	9	8	7	6	5	4 3	2	1	0
0				Fb	in0							Fbin1			
1				Fb	in2							Fbin3			
2				Fb	in4							Fbin5			
3				Fb	in6							Fbin7			
4				Fb	in8							Fbin9			

Group 2 that follows Group 1 stores the calibration data for up to 10 frequency piers. Only as many piers are stored on the EEPROM that are actually measured, i.e, have a corresponding non-zero entry in the Group 1. Format of calibration data at each frequency pier is shown in Table C-2. It is important to note that calibration data for each pier occupies 6 EEPROM locations in this format for the case when 2 pd\_gains are employed to cover the entire range of power levels. If any other number of pd\_gains are employed, then the format will be modified according to the rules described above. It will be very similar: Pwr\_I, Vpd\_I for each pd\_gain and 3 Pwr\_delat and Vpd\_delta for all pd\_gains except the last one, which has 4. As a sanity check, 1 pd\_gain will take 4 EEPROM locations, 2 pd\_gains will take 6, 3 pd\_gains will take 9 and 4 pd\_gains will take 12 EEPROM locations to store calibration data for each pier.

All AR2413 based designs employ 2 pd\_gains and store the calibration data shown in the format shown in Table C-2 for the supported modes (802.11g and 802.11b).

Table C-2.	Group 4. 802.11a	Raw Power Calibration	n Data at a Freque	ency Pier For 2 pd_	gains with
eep_map	= 2				

Location	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	]	Pwr_d	elta0_(	0			Ι	/pd_I_	0				F	wr_I_	0	
1		T	Vpd_d	elta1_(	0		]	Pwr_d	elta1_(	C		,	Vpd_d	elta0_0	0	
2			ŀ	wr_I_	1			1	Vpd_d	elta2_	0		]	Pwr_d	elta2_(	)
3		Ţ	Vpd_d	elta0_	1		]	Pwr_d	elta0_	1			Vpd	_I_1		
4			]	Pwr_d	elta2_	1		1	Vpd_d	elta1_	1		]	Pwr_d	elta1_	1
5	15	14		I	Vpd_d	elta3_	1		]	Pwr_d	elta3_	1	1	Vpd_d	elta2_	1

In eep map = 2, group 4 stores the calibration data for up to four frequency piers in 802.11b mode. Only as many piers are stored on the EEPROM as are actually measured. For forward compatibility over EAR mechanism reasons, the three frequency piers specified in the EEPROM header locations 0xFE-0xFF are not used for eep\_map = 2. Instead, a block of two EEPROM locations (Group 3) stores pier locations for up to four frequency piers expressed in 8-bit frequency representation. Table C-3 shows the two words' format.

This formula relates the frequency in 2.5 GHz range (freq) to the 8-bit value stored on the EEPROM (fbin):

fbin = (freq - 2300) for  $2300 < \text{freq} \le 2555$ 

A value of 0 for fbin indicates an unused pier. Format of calibration data at each frequency pier is shown in Table C-4.

In eep\_map = 2, this section (Groups 3 and 4) will be present only if BMode is set to 1 (i.e, 802.11b mode is supported). If present, this section does not have a fixed starting location, instead, it starts wherever Group 2 ends. If Group 1 and Group 2 are not present, then the starting location of this section must be read from "Cal\_Data\_Start\_Location" stored in EEPROM location 0xC8 bits [15:4] (see Table 1-5).

In eep\_map = 2, there are some reserved locations after the end of the EEPROM header section that need to be maintained for forward compatibility over the EAR mechanism. Typically, there are 10 EEPROM locations reserved for this purpose, but this number may change in subsequent EEPROM formats after version 5.0. Cal\_Data\_Start\_Location marks the end of these reserved locations and the beginning of the valid calibration data. In  $eep_map = 2$ , the start of calibration data should always be obtained from Cal\_Data\_Start\_Location.

Table L-3. C	roup	1.80	2.11	d Fred	quenc	y Piei	ſS						
Location	15	14	13	12	11	10	9	8	7	6	5	4	3
0				Fb	in0							Fb	in1

Fbin2

Table C-3.	Group 1.	802.11b	Frequency	Piers
------------	----------	---------	-----------	-------

Table C-4. Gro	un 4. 802.11b	Raw Power Calibra	ntion Data For 2 po	d gains for een	man = 2

Location	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	]	Pwr_d	elta0_(	0			V	/pd_I_	0				ŀ	wr_I_	0	
1		1	Vpd_d	elta1_(	0		]	Pwr_d	elta1_(	C		1	Vpd_d	elta0_(	C	
2			ŀ	wr_I_	1			1	Vpd_d	elta2_	)		]	Pwr_d	elta2_(	)
3		1	Vpd_d	elta0_	1		]	Pwr_d	elta0_	1			Vpd	l_I_1		
4			]	Pwr_d	elta2_1	1		1	Vpd_d	elta1_	1		]	Pwr_d	elta1_1	1
5	15	14		Ţ	Vpd_d	elta3_1	1		]	Pwr_d	elta3_	1	1	Vpd_d	elta2_1	1

2

Fbin3

0

1

# 802.11g Calibration Information

In eep\_map = 2, group 6 stores the calibration data for up to four frequency piers in 802.11g mode. Only as many piers are stored on the EEPROM as are actually measured. For forward compatibility over EAR mechanism reasons, frequency piers specified in the EEPROM header locations 0x119 and 0x11B are not used for eep\_map = 2. Instead, a block of two EEPROM locations (Group 5) stores pier locations for up to four frequency piers expressed in 8-bit frequency representation. Table C-3 shows these two words' format.

This formula relates the frequency in 2.5 GHz range (freq) to the 8-bit value stored on the EEPROM (fbin):

fbin = (freq - 2300) for  $2300 < \text{freq} \le 2555$ 

A value of 0 for fbin indicates an unused pier. Format of calibration data at each frequency pier is shown in Table C-4.

In eep\_map = 2, this section (Groups 3 and 4) will be present only if GMode is set to 1 (i.e, 802.11g mode is supported). If present, this section does not have a fixed starting location, instead, it starts wherever Group 4 ends. If Group 1, Group 2, Group 3 and Group 4 are not present, then the starting location of this section must be read from "Cal\_Data\_Start\_Location" stored in EEPROM location 0xC8 bits [15:4] (see Table 1-5).

In eep\_map = 2, there are some reserved locations after the end of the EEPROM header section that need to be maintained for forward compatibility via the EAR mechanism. Typically, there are ten EEPROM locations reserved for this purpose, but this number may change in subsequent EEPROM formats after version 5.0. Cal\_Data\_Start\_Location marks the end of these reserved locations and the beginning of the valid calibration data. In eep\_map = 2, start of calibration data should always be obtained from the Cal Data Start Location.

Location	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0				Fb	in0							Fb	in1			
1				Fb	in2							Fb	in3			

0	Fbin0	

Table C-5. Group 1. 802.11g Frequency Piers

Table	C-6	5. Gr	oup 4	4. 802.11c	Raw	Power	Calibration	Data	For 2	bd	gains f	or eep	mar	) = 2
14010	0		Jup	1. 002.119	1.011		cationation	Butu		<b>۲</b> ۳_	gamor	on cep		/

	-			-	11     10     9     8     7     6     5     4     3     2     1     0       _0     Vpd_I_0     Pwr_delta1_0     Vpd_delta0_0       _0     Pwr_delta1_0     Vpd_delta2_0     Pwr_delta2_0       _1     Pwr_delta0_1     Vpd_I_1       delta2_1     Vpd_delta1_1     Pwr_delta1_1											
Location	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	]	Pwr_d	elta0_(	C			V	/pd_I_	0				F	wr_I_	0	
1		I	Vpd_d	elta1_(	0		Ι	Pwr_d	elta1_(	C		,	Vpd_d	elta0_(	C	
2			F	wr_I_	1			T	Vpd_d	elta2_	)		]	Pwr_d	elta2_(	)
3		I	Vpd_d	elta0_1	1		Ι	Pwr_d	elta0_1	1			Vpd	_I_1		
4	•		]	Pwr_d	elta2_1	1		,	Vpd_d	elta1_	1		I	Pwr_d	elta1_1	1
5	15	14		V	Vpd_d	elta3_1	1		]	Pwr_d	elta3_	1	V	Vpd_d	elta2_1	1

# Target Power Calibration for 802.11a Mode

In eep\_map = 2, the starting location of this section (Groups 7, 8, and 9) depends upon the sizes of groups preceding it and is specified in the EEPROM location 0xC5. This section is always present and the size and format is the same as that for eep\_map = 0.

Group 7 represents the target powers for 802.11a mode. Table C-7 shows target power for 802.11a mode of operation for 6–24, 36, 48, and 54 Mbps, specified at up to eight test frequencies. For i=0–7, Test\_channel\_i represents frequency in eight bits, followed by the target power in dBm at various rates in 6 bits (unsigned value). Not all eight test frequencies must be specified; if fewer than eight are specified, the remaining unused bits are 0. Target powers are linearly interpolated for intermediate channels.

Table C-7. Group 7. Target Power Calibration for 802.11a Mode

Location	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0			Т	lest_ch	annel	i					dB_6	5-24_i				
1		dB_	36_i				dB_	48_i					dB_	<u>54_</u> i		

# Target Power Calibration for 802.11b Mode

Group 8 represents the target powers for 802.11b mode. Table C-8 shows target power for 802.11b mode of operation for rates 1, 2, 5.5, and 11 Mbps, specified at exactly two test frequencies. For i=0–1, Test\_channel\_i represents frequency in eight bits, followed by the target power in dBm at various rates expressed in six bits (unsigned value).

Exactly two test frequencies must be specified. To cover the entire operating range, it is recommended to specify:

- Test\_channel\_0 = 2.412 GHz
- Test\_channel\_1 = 2.484 GHz

This formula relates the frequency in 2.4 GHz range (freq) to the 8-bit value stored on the EEPROM as Test\_channel\_i (fbin):

fbin = (freq - 2300) (freq in MHz)

Table C-8. Group 8. Target Power Calibration for 802.11b Mode

Location	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0			Т	est_ch	annel_	0	IO     9     8     7     0     5     4     5     2       0     dB_6-24_i       dB_48_i     dB_54_i									
1		dB_	36_i		dB_48_i dB_54_i											
2			Т	est_ch	annel_	1					dB_6	6-24_i				
3		dB_	36_i				dB_	48_i					dB_	<u>54_</u> i		

# 802.11g Target Power Calibration Information

Group 9 represents the target powers for 802.11g mode. Table C-9 shows target power for 802.11g mode for rates 6-24, 36, 48, and 54 Mbps, specified at up to three test frequencies. For all CCK rates in 802.11g mode, the target powers from 802.11b mode are used. For i=0–2, Test\_channel\_i represents frequency in 8 bits, followed by the target power in dBm at various rates expressed in 6 bits (unsigned value).

Not all three test frequencies need to be specified. If less than three test frequencies are specified, the remaining unused bits should be 0. To cover the entire operating range, it is recommended to specify:

- Test\_channel\_0 = 2.412 GHz
- Test\_channel\_2 = 2.484 GHz

### Table C-9. Group 9. Target Power Calibration for 802.11g Mode

Location	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0			Т	'est_ch	annel_	0					dB_6	5-24_i				••
1		dB_	36_i				dB_	48_i					dB_	54_i		
2			Т	est_ch	annel	1					dB_6	5-24_i				••
3		dB_	36_i				dB_	48_i					dB_	54_i		
4			Т	est_ch	annel	2					dB_6	5-24_i				••
5		dB_	36_i				dB_	48_i					dB_	<u>54_</u> i		

# **CTL Information**

Group 10 represents the data for up to 32 CTLs. Table C-10 shows the format of EEPROM data for one of the 32 CTLs: eight user defined band edges expressed in 8 bits, the maximum band edge power (6 bits—unsigned value) at each band edge and the non-edge flags for each CTL band edge. This maximum power (dBm) at band edge is used to limit power only at that channel if the non-edge flag is set to 0. If the non-edge flag is set to 1, that indicates the CTL frequency to not be a band edge and the corresponding dBmax\_edge<ii>specified will limit power at a range of channels (See "Conformance Testing Limits" on page 6 for details). If less than 8 unique band edges are provided, the rest of the band edge locations are filled with 0.

This format is repeated for all defined CTLs, up to a maximum number of 32.

This section starts immediately after Group 7. In eep\_map = 1, only as many CTLs are stored on the EEPROM as are actually defined. Unlike eep\_map = 0, unused CTL locations are not filled with 0s, but can be used to store EAR.

It is important to determine the mode (802.11a/802.11b/802.11g/11a TURBO/ 11g TURBO) a CTL pertains to, to correctly read back band edge frequencies. The lower three bits of CTL hex code convey this information (see Table 1-6).

Location	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0				Band	Edge1							Band	Edge2			
1				Bandl	Edge3							Band	Edge4			
2				Bandl	Edge5							Band	Edge6			
3				Bandl	Edge7							Band	Edge8			
4	Х	Flg1		C	lBmax	_edge	1		Х	Flg2		(	dBmax	_edge	2	
5	Х	Flg3		C	lBmax	_edge	3		Х	Flg4		(	dBmax	_edge	4	
6	Х	Flg5		C	lBmax	_edge	5		Х	Flg6		(	dBmax	_edge	6	
7	Х	Flg7		C	lBmax	_edge	7		Х	Flg8		(	dBmax	_edge	8	

Table C-10.	Group 10.	<b>CTL Information</b>	(0x1BF-0x2BE)
-------------	-----------	------------------------	---------------



# **EEPROM Contents**

This appendix presents a sample **atheros-eep.txt** file, which describes the contents of each location.

# **Description of Format**

;Atheros Reference Card EEPROM contents ;Version 2.1 7/29/2002	
;	
; REVISION HISTORY	
;	
;Ver Revision History Da	ite
;	
;1.00 Initial Relase of Tuples 10/12/00	
;1.01 Small fixes to tuples. Inusre 1MB for F2 Proto's using 1MB. 10/16/00	
;1.02 Changed name of file, updated CISTPL_BAR to reflect 64KB for D2+. 12/12/00	
;1.03 Changed CISTPL_VERS1 from Card Access information to Atheos info. 12/22/00	
;1.04 Updated CISTPL_VERS1 with Atheros PN info: AR5BCB-01-01 01/15/01	
;1.05 Reformatted the VENDOR SPECIFIC comment banner to work 01/29/01	
; with eepnumfix.pl. Fixed PN to AR5BCB-01-01.	
;1.06 Fix the Link Tuple on CISTPL_VERS1 to take into account the added 02/05/01	
; -01-01.	
;1.07 Above edit only fixed the comment. Fixed the LINK Tuple data. 02/07/01	
;1.08 Changed the PMData_D0 and PMData_D3 to C606 = D0=1.98W, D3=.06W.03/09/01	
;1.09 Added write protect at 0x3f. 03/22/01	
;1.10 Fixed write protect value: 0x0005 = Write Only /No Read, 04/04/01	
; 0x000A = Read Only / No Write.	
;1.11 Added 'EERPOM_MAGIC' value to 0x3D, Added comments for 04/11/01	
; MAC words 0-2.	
;1.12 Added Static and Avg current to CISTPL_CFTABLE_CB. 04/16/01	
;1.13 Added reserved area for Atheros initialization info E0-FF 05/08/01	
;1.14 Zeroed protect bits and added MIN_GNT/MAX_LAT 05/30/01	
;1.15 Added offset 0x0F Clkrunen (1 = Enable, 0=disabled) in Sleep Mode 06/01/01	
;1.16 Updated Atheros PN and PCMCIA Revision to 7.1. 07/09/01	
; Added Subsys ID's 168c and 0007	
;1.17 Documented last 128B with the new EEPROM setup information 07/30/01	



```
;1.18 Set location 0x3E to 0001 to protect key cache from SW read
                                                                08/10/01
;1.19 Added Vendor Data area in EEPROM in locations B0-BE
                                                                08/16/01
;1.20 Changed comments to reflect data sheet names
                                                                08/21/01
;1.21 Rechanged version back to 01-01 for PCMCIA compatibility
                                                                08/28/01
;2.0 Added description to 0xf for RF_SILIENT
                                                                07/18/02
;2.1 DeviceID = 0x0012, SSID=0x0000, fixed the 6th tuple, DeviceID
     reflected correctly in 2nd tuple.
                                                                07/29/02
;DESCRIPTION OF FORMAT:
; EEPROM has 256 locations with 16 bits per location
; for CONFIGURATION...
;double byte per line for now
;bytes are in 'readable' order
;the parser will swap the bytes for programming into the EEPROM (little-endian)
; for TUPLES ...
;single byte per line - single byte easier to read, & mk notes
; bytes are in the same order as one would expect to see tuples in
;the parser swaps the bytes for burning into the EEPROM
;the 'above' byte goes into bits 7-0 and the 'below' byte goes into bits 15-8
;so a
;13
;03
;would go into the EEPROM as 0313
;ascii-text version of the hex numbers w/o 0x before or h after
;the 0 or F fill lines after tuples (if tpl don't use space) are dbl byte/line
;
; for VENDOR SPECIFIC DATA
;double byte per line for now
;bytes are in 'readable' order
;the parser will swap the bytes for programming into the EEPROM (little-endian)
;PCI configuration data first in 00-3F locations (64 WORDS)
;CIS information next in 40-BE locations (112 WORDS)
; VENDOR OEM information next in B0-BE locations (15 WORDS)
;Device specific information next in BF-FF locations (65 WORDS)
;PCI CONFIGURATION LOCATIONS 00-3F
;00;
0012
             Device_ID
       ;01;
168C
              Vendor ID
0200
       ;02;
              Class Code (24 b) 23:8 of code -> 15:0 of word
       ;03;
                              7:0 of code -> 15:8 of word, Revision ID -> 7:0
0001
             Class Code
0000
       ;04;
5001
       ;05;
             CIS_PTR (total of 32 bits) [15:0] (the lower 16 bits here)
0000
       ;06;
             CIS_PTR
                                      [31:16](the upper 16 bits here)
0000
       ;07;
              SSYS_ID (Subsystem ID)
168C
       ;08;
             SSYS_VEND_ID (Subsystem Vendor ID)
1C0A
       ;09;
             MAX_LAT [15:8], MIN_GNT [7:0]
0100
       ;0a;
             INT_PIN [15:8], 0'S [7:0]
0000
       ;0b;
             Reserved
0002
       ;0c;
             PM_CAP (Power Management Capabilities)
0002
       ;0d;
              0'S [15:2], PM_DATA_SCALE [1:0]
              PM_DATA_D0 [15:8], PM_DATA_D3 [7:0]:C606 = 1.98W in D0, .06W in D3
C606
       ;0e;
0001
       ;0f;
              CLKRUN_ENABLE[0], (Enable = 1, Disable = 0), RFSILENT_POLARITY[1],
RFSILENT_GPIO_SEL[4:2]
0000
      ;10;
             RESERVED
0000
       ;11;
              RESERVED
```

0000	;12;	RESERVED
0000	;13;	RESERVED
0000	;14;	RESERVED
0000	;15;	RESERVED
0000	;16;	RESERVED
0000	;17;	RESERVED
0000	;18;	RESERVED
0000	;19;	RESERVED
0000	;1a;	RESERVED
0000	;1b;	RESERVED
0000	;1c;	RESERVED
0000	;1d;	MAC Address LSW (15:0)
0000	:10:	MAC Address (31:16)
0000	;1f;	MAC Address (SI:10)
0000	.20.	
0000	,20,	
0000	,21,	
0000	1221	RESERVED
0000	1231	RESERVED
0000	1241	RESERVED
0000	; 25 ;	RESERVED
0000	;26;	RESERVED
0000	;27;	RESERVED
0000	;28;	RESERVED
0000	;29;	RESERVED
0000	;2a;	RESERVED
0000	;2b;	RESERVED
0000	;2c;	RESERVED
0000	;2d;	RESERVED
0000	;2e;	RESERVED
0000	;2f;	RESERVED
0000	;30;	RESERVED
0000	;31;	RESERVED
0000	;32;	RESERVED
0000	;33;	RESERVED
0000	;34;	RESERVED
0000	;35;	RESERVED
0000	;36;	RESERVED
0000	;37;	RESERVED
0000	;38;	RESERVED
0000	;39;	RESERVED
0000	;3a;	RESERVED
0000	;3b;	RESERVED
0000	;3c;	RESERVED
5AA5	;3d;	EEPROM_MAGIC Word
0001	;3e;	KEY_TABLE_RD_PROTECT [0]
0000	;3f;	EEPROM Protection [15:0]. 0x0A write protects location 0 - 0x3F.
;ZZZZ	ZZZZZZZZZ LOCATIONS	- ZZZZZZZZZZZZZZZZZZZZZZZZZZZZZZZZZZZZ
;ZZZZ	ZZZZZZZZZZ	ZZZZZZZZZZZZZZZZZZZZZZZZZZZZZZZZZZZZZZ
;32-b	it memory	with even word in lower 16 bits and odd word in upper 16 bits
;this ;	space doe	s not correspond to the PCI configuration space
;1st	cuple	
13	;40;	13=LINKTARGET [3.1.4]
03	;40;	03=Link to next tuple chain
43	;41;	"C"
49	;41;	"I"
53	;42;	"S"



;2nd tuple 20 ;42; 20=MANFID, Manufacturer ID tuple [3.2.9] 04 ;43; 04=Link to next tuple chain 71 ;43; 02 ;44; 0271=Atheros manufacturing code 12;44; 00 ;45; 0007=Atheros Device ID for AR5001 ;3rd tuple 04=CONFIG\_CB, configuration for a cardbus card [3.3.5] 04 ;45; 06 ;46; 06=Link to next tuple chain size of fields - must be 3 to represent 4 bytes per field 03 ;46; indx # of last entry in card config table -> see 4th tuple below 01 ;47; 00 ;47; 00 ;48; 00 ;48; address of 0000 0000 because we don't have any status registers 00 ;49; ;4th tuple 05=CFTABLE\_ENTRY\_CB, config table entry for cardbus card [3.3.3] 05 ;49; 0 E OE=Link to next tuple chain ;4a; bit 6 set = the default config; 01=last entry in config table 41 ;4a; ;4b; b1:0 = 01 = VCC power description only В1 b3 = 0 for no I/O space description ; b4 = 1 for interrupt structure description b5 = 1 for memory space description ; b7 = 1 for a miscellaneous field structure ; 39 ;4b; b0 = 1 for nominal operating voltage ; b3 = 1 for static current b4 = 1 for average current ; b5 = 1 for peak current ; в5 ;4c; b6:3=mant=0110=6->3 b2:0=exp=101=5->1V range -> 3V for VCC power 1E;4c; 1E hex = 30 decimal, goes to rt of above value, so total VCC = 3.3 2D ;4d; b6:3=mant=0101=5->2.5 b2:0=exp=101=4=10ma Static Current = 25ma for 3.3V 4E;4d; b6:3=mant=1001=9->4.5 b2:0=exp=110=6=100mA Avg Current = 450ma. b6:3=mant=1010=A->5 b2:0=exp=110=6=100mA Avg Current = 500ma. 56 ;4e; 30 ;4e; b7=0 for NO INTERRUPT SHARING among several cards ; b6=0 for no pulse interrupts b5=1 for level interrupts ; b4=1 for linking the int to any int shown by the following 2 bytes ; ;4f; interrupts 7-0 FF ;4f; interrupts 15-8 FF 02 ;50; bl=1 for first BAR to use for memory Е9 ;50; b7=1 for there is one more byte -> required by METAFORMAT. b6=1 for fast back-to-back supported b5=1 for SERR# supported b4=0 for no wait cycle control supported ; b3=1 for Parity error response ; ; b2=0 for no VGA palette snoop b1=0 for no memory write & invalidate ; b0=1 for Bus Master ; 00 ;51; no wake up events

Appendix C

;5th	tuple		
07	;51	;	07=CISTPL_BAR Base address register [3.3.1]
06	;52	;	06=Link to next tuple
01	;52	;	01 = BAR1, mem space, no prefetch, no cache, no mapping restriction
00	;53	;	RESERVED - must be 0
00	;53	;	Base Address Register Size - 4 bytes altogether
00	;54	;	Size in Bytes of the memory space the BAR is mapped to
01	;54	;	Card has 64KB memory space -> 2^16 = 64KB
00	;55	;	0001 0000 = 65,536 of memory
;6th	tuple		
15	:55	;	15=CISTPL_VERS_1 Level 1 version and product informatoin [3.2.10]
52	;56	;	50=Link to next tuple
07	, 50		0/=major version /
01 41	, 5 / . E 7 .	, 7	01=minor version 1 -> both bytes together mean version 7.1
41 74	, 5 / , • 5 Q •	A +	
68	:58:	L h	
65	:59:	- -	
72	;59;	r	
6f	;5a;	0	
73	;5a;	s	
20	;5b;	<spa< td=""><td>ace&gt;</td></spa<>	ace>
43	;5b;	С	
6f	;5c;	0	
6d	;5c;	m	
6d	;5d;	m	
75	;5d;	u	
бe	;5e;	n	
69	;5e;	i	
63	;5f;	С	
61	;5f;	а	
74	;60;	t	
69	;60;	l	
6I 6 0	, 61,	0	
0e 72	,01, .62.	n	
20	:62:	5	
20	;63;	, <sp< td=""><td>aces</td></sp<>	aces
49	;63;	I	
6e	;64;	n	
63	;64;	с	
2e	;65;		
00	;65;	<nu< td=""><td>11&gt;</td></nu<>	11>
41	;66;	A	
52	;66;	R	
35	;67;	5	
30	;67;	0	
30	;68;	0	
31	;68;	1	
2a 20	1691	-	
30	:62:	0	
30	;6a;	0	
30	;6b;	0	
2d	;6b;	_	
30	;6c;	0	
30	;6c;	0	
30	;6d;	0	
30	;6d;	0	



00	;6e;	<null></null>
57	;6e;	W
69	;6f;	1
72	:6f:	- -
65	:70:	
60	.70.	
65	.71.	1
05	,/1,	e
/3	;/1;	S
73	;72;	S
20	;72;	<space></space>
4c	;73;	L
41	;73;	Α
4e	;74;	N
20	;74;	<space></space>
52	;75;	R
65	;75;	e
66	;76;	f
65	;76;	e
72	;77;	r
65	;77;	e
6e	;78;	n
63	;78;	c
65	:79:	
20	.70.	
42	.72.	
ч.) с 1	,7a,	
01 70	,/d/	d
12	i /Di	
64	;7b;	a
00	; /c;	<null></null>
30	;7c;	0
30	;7d;	0
00	;7d;	<null></null>
FF	;7e	end of tuple
00 ;	7e;	allow for version extension
00	;7f;	Place MAC Address on even boudnary
;7th	tuple	
21	;7f;	21=CISTPL_FUNCID - describes the cards function [3.2.7]
02	;80;	02=Link to next Tuple
06	;80;	06=function Network Adapter
01	;81;	01=POST routines may attempt to config card during system init
;8th	tuple	
22	;81	22=CISTPL FUNCE for function extension tuple [3 2 6]
05	:82	05-Link to payt Tuple
0.0	.021	I have been a farmed in fallows where the set
02	1021	2. 2. bit intermetter for the second
00	1031	32 bit integer value for the raw speed
8D	1831	IORMAT 1S 808D5B00 1S read as 00 5B 8D 80
5B	;84;	
00	;84	005B 8D80 = 6,000,000 bits per second
	_	
;9th	tuple	
22	;85;	22=CISTPL_FUNCE for function extension tuple [3.2.6]
05	;85;	05=Link to next Tuple
02	;86;	Lan Speed information follows - raw bit rate
40	;86;	
54	;87;	
89	;87;	
00	;88;	0089 5440 = 9,000,000 bits per second

Appendix C

;10th 22 05 02 00 1B B7 00	tuple ;88; ;89; ;89; ;8a; ;8a; ;8a; ;8b; ;8b;	22=CISTPL_FUNCE for function extension tuple [3.2.6] 05=Link to next Tuple Lan Speed information follows - raw bit rate 00B7 1B00 = 12,000,000 bits per second
;11th 22 05 02 80 A8 12 01	<pre>tuple ;8c; ;8c; ;8d; ;8d; ;8d; ;8e; ;8e; ;8e; ;8e; ;8f;</pre>	22=CISTPL_FUNCE for function extension tuple [3.2.6] 05=Link to next Tuple Lan Speed information follows - raw bit rate 0112 A880 = 18,000,000 bits per second
;12th 22 05 02 00 36 6E	tuple ;8f; ;90; ;90; ;91; ;91; ;92;	22=CISTPL_FUNCE for function extension tuple [3.2.6] 05=Link to next Tuple Lan Speed information follows - raw bit rate
01 ;13th 22 05 02 00 51 25	;92; tuple ;93; ;93; ;94; ;94; ;95; ;95;	016E 3600 = 24,000,000 bits per second 22=CISTPL_FUNCE for function extension tuple [3.2.6] 05=Link to next Tuple Lan Speed information follows - raw bit rate
02 ;14th 22 05 02 00 6C DC 02	;96; tuple ;96; ;97; ;97; ;98; ;98; ;99; ;99;	0225 5100 = 36,000,000 bits per second 22=CISTPL_FUNCE for function extension tuple [3.2.6] 05=Link to next Tuple Lan Speed information follows - raw bit rate 02DC 6C00 = 48.000.000 bits per second
;15th 22 05 02 80 F9 37 03	tuple ;9a; ;9a; ;9b; ;9b; ;9c; ;9c; ;9c; ;9d;	22=CISTPL_FUNCE for function extension tuple [3.2.6] 05=Link to next Tuple Lan Speed information follows - raw bit rate 0337 F980 = 54,000,000 bits per second

;16th tuple 22 ;9d; 22=CISTPL\_FUNCE for function extension tuple [3.2.6] 05 ;9e; ; 05=Link to next Tuple 02 ;9e; Lan Speed information follows - raw bit rate 00 ;9f; Α2 ;9f; 4A ;a0; 044A A200 = 72,000,000 bits per second 04 ;a0; ;17th tuple 22=CISTPL\_FUNCE for function extension tuple [3.2.6] 22 ;al; 02 ;a1; 02=Link to next Tuple 03 ;a2; LAN technology tuple 08 ;a2; Spread spectrum radio 5.4 GHz ;we are actually OFDM, not spread spectrum ;18th tuple 22 22=CISTPL\_FUNCE for function extension tuple [3.2.6] ;a3; 08 ;a3; 08=Link to next Tuple 04 ;a4; LAN network ID 06=6 bytes in the network ID 06 ;a4; 00 ;a5; 03 ;a5; 7F 00 03 7F XX XX XX ;a6; 00 ;a6; 00 ;a7; 00 ;a7; ;19th tuple 22=CISTPL\_FUNCE for function extension tuple [3.2.6] 22 ;a8; 02 ;a8; 02=Link to next Tuple 05 ;a9; LAN connection type 01 ;a9; Closed connector standard ;20th tuple End of tuples  $\mathbf{FF}$ ;aa; ;Tuple extra area - blank - double word zeros. 00 ;aa; Extra byte to start on even word boundary. 0000 ;ab; 0000 ;ac; 0000 ; ad; 0000 ;ae; 0000 ;af; ;VENDOR DEFINED LOCATIONS B0-BE 0000 ;b0; 0000 ;b1; 0000 ;b2; 0000 ;b3; 0000 ;b4; 0000 ;b5; 0000 ;b6; 0000 ;b7; 0000 ;b8; 0000 ;b9; 0000 ;ba; 0000 ;bb; 0000 ;bc;

Appendix C

```
0000
       ;bd;
0000
       ;be;
; THE FOLLOWING VALUES ARE COMMENTED OUT AS THEY SHOULD BE WRITTEN
; BY THE CALIBRATION SCRIPT
;ATHEROS DEFINED LOCATIONS BF-FF
; 0000 ; bf; Regulatory Domain Code Information
       ;c0; Checksum for locations CO-FF
; 0000
       ;c1; Version Field
; 0000
       ;c2; Antenna Settings
; 0000
       ;c3; Transmit Power Bias Currents
; 0000
       ;c4; Threshold 62 and external LNA Timing Settings
; 0000
; 0000
       ;c5; External Amplifier Timing Settings
       ;c6; Reserved
; 0000
; 0000
       ;c7; Regulatory Domain 1
      ;c8; Regulatory Domain 2
; 0000
; Channel 5.17 to 5.19 Transmit Power Calibration
; 0000 ;c9; Transmit Power Calibration
      ;ca; Transmit Power Calibration
; 0000
; 0000
      ;cb; Transmit Power Calibration
; 0000
       ;cc; Transmit Power Calibration
; 0000
       ;cd; Transmit Power Calibration
; 0000
       ;ce; Transmit Power Calibration
; 0000
       ;cf; Transmit Power Calibration
; 0000
       ;d0; Transmit Power Calibration
; 0000
       ;d1; Regulatory Domain Code Limit
; 0000
       ;d2; Regulatory Domain Code Limit
; 0000
      ;d3; Regulatory Domain Code Limit
; Channel 5.20 to 5.22 Transmit Power Calibration
; 0000
      ;d4; Transmit Power Calibration
; 0000
      ;d5; Transmit Power Calibration
; 0000
       ;d6; Transmit Power Calibration
; 0000
       ;d7; Transmit Power Calibration
; 0000
       ;d8; Transmit Power Calibration
; 0000
       ;d9; Transmit Power Calibration
; 0000
       ;da; Transmit Power Calibration
; 0000
       ;db; Transmit Power Calibration
; 0000
       ;dc; Regulatory Domain Code Limit
; 0000
      ;dd; Regulatory Domain Code Limit
; 0000 ;de; Regulatory Domain Code Limit
; Channel 5.23 to 5.25 Transmit Power Calibration
; 0000 ;df; Transmit Power Calibration
; 0000
       ;e0; Transmit Power Calibration
; 0000 ;e1; Transmit Power Calibration
; 0000 ;e2; Transmit Power Calibration
; 0000 ;e3; Transmit Power Calibration
; 0000 ;e4; Transmit Power Calibration
; 0000 ;e5; Transmit Power Calibration
; 0000 ;e6; Transmit Power Calibration
; 0000 ;e7; Regulatory Domain Code Limit
; 0000 ;e8; Regulatory Domain Code Limit
; 0000 ;e9; Regulatory Domain Code Limit
; Channel 5.26 to 5.29 Transmit Power Calibration
; 0000 ;ea; Transmit Power Calibration
; 0000 ;eb; Transmit Power Calibration
; 0000 ;ec; Transmit Power Calibration
; 0000 ;ed; Transmit Power Calibration
; 0000
      ;ee; Transmit Power Calibration
; 0000 ;ef; Transmit Power Calibration
; 0000 ;f0; Transmit Power Calibration
```

;	0000	;f1;	Transmit Power Calibration
;	0000	;f2;	Regulatory Domain Code Limit
;	0000	;£3;	Regulatory Domain Code Limit
;	0000	;£4;	Regulatory Domain Code Limit
;	Channe	el 5.3	0 to 5.32 Transmit Power Calibration
;	0000	;£5;	Transmit Power Calibration
;	0000	;£6;	Transmit Power Calibration
;	0000	;£7;	Transmit Power Calibration
;	0000	;£8;	Transmit Power Calibration
;	0000	;£9;	Transmit Power Calibration
;	0000	;fa;	Transmit Power Calibration
;	0000	;fb;	Transmit Power Calibration
;	0000	;fc;	Transmit Power Calibration
;	0000	;fd;	Regulatory Domain Code Limit
;	0000	;fe;	Regulatory Domain Code Limit
;	0000	;ff;	Regulatory Domain Code Limit

Appendix

C

# EAR EEPROM

E

This appendix contains a scheme for updating hardware register settings from values contained in the EEPROM.

# Hardware Design Guidelines

Here are a few basic guidelines with respect to future chip hardware bug fixes as well as feature implementation. Software release 2.4 is regard as a hard limit for any dynamic changes for the hardware as the EAR can only overwrite or add new register writes.

- Do not shift portions (or all) of the register space. If you need a new register, add it to an unused register address. Do not move 30 registers to keep similar functioning registers near each other.
- Do not grow the large analog banks instead make use of previously undefined bits in that bank. All large analog writes should be considered only a modification of the currently existing register.
- When changing a parameter, try to keep the current definition compatible with the previous software values (1 new write is better than two).
- Avoid adding multi-parameter registers that read to give one parameter, but write to perform a different function on that parameter as these may cause problems if a read-modify-write is performed for other parameters in this register.

- Do not change timing sensitive registers such as: PLL, reset register, calibration registers.
- Do not change registers that get dynamically changed by software, (e.g, noise immunity registers, transmit power registers, gainI, gainF parameters).

# Design

The key concepts for the EEPROM Added Registers (EAR) include:

- Provide EEPROM/software synchronized versioning so that software can ignore outdated EAR.
- Provide a few locations in the reset and calibration code to insert registers from the EEPROM.
- Allow EEPROM modifications to be modal in that they can apply to any of our planned operating modes: 802.11*a*, 802.11*b*, 802.11*g*, 5 GHz Turbo, 2 GHz Turbo, with an XR flag or applied only to specific channels.
- Provide a version mask so that changes that are common to more than one software release can be shared.
- New to version 5.2 of the EEPROM, is the concept of a dynamic EAR. The dynamic EAR contents follow the same rules as the regular EAR, however it is automacilly generated by the manufacturing software during calibration. It contains the EEP\_MAP type 2 calibration information and is needed for drivers that don't know how to support this EEP\_MAP. The dynamic EAR is added to the end of the EAR file information supplied during calibration.

# Placement into the Current EEPROM

The current EEPROM calibration uses beyond the first kilobyte of the EEPROM. The EAR will begin at the end of the CTL information of the current EEPROM. Most EEPROM calibration expansion is already built between the various calibration sections. Location 0x0C4 will include an EEPROM location offset for the first entry of the EAR, EARSTART. EARSTART indicates whether the EAR exists or not. If the first bit in EARSTART is 0, EAR does not exist; a non-zero value indicates the existence of an EAR. The EAR section is already included in the Checksum computed by the calibration information. Table E-1 summarizes the EEPROM layout with EAR.

-	
EEPROM Location	Description
0x000-0x03F	PCI configuration data.
0x040-0x0AF	Card Information Structure tuples.
0x0B0-0x0BE	Vendor OEM information.
0x2C0-EARSTART -1	Calibration information.
EARSTART-earend	EEPROM added registers.

### Table E-1. EEPROM Layout with EAR

# **EAR Header**

The Header for the EAR contains the version identifier and then the first version mask/register header sections.

Table	E-2.	EAR	Header

EEPROM Location	Bit 15	Bits 14-0			
EARSTART	Version Identifier				
EARSTART +1	1	Version Mask			
EARSTART +2	0	Register Header			

# Version Identifier

Identifies the version corresponding to bit 0 of the version mask scheme. This attribute allows the version mask to be a sliding mask.

Each version of software will have a software version identifier. If the software version identifier falls between the EAR version identifier and the EAR version identifier plus 14, then this EAR can apply to this version of software. The matched version between software and the EAR will increment when a software release has different "built in values" than the previous software release (including when new parameters are added).

Following the EAR Header the rest of the EAR is searched sequentially with each location indicating the type of location that follows. After each set of register writes the bit 15 identifies whether a new Version Mask or a Register Header begins. A version mask is always followed by a Register Header.

	EAR Header (Version ID)
1	Version Mask
0	Register Header
-	Register Writes
0	Register Header
	Register Writes
1	Version Mask
0	Register Header
	Register Writes

Table E-3. Example EAR Framing

# Version Mask

A version mask must follow the version identifier to identify the version mask for subsequent register sections. The version mask requires a set of register blocks framed between two version masks to apply to the first version mask (i.e., a given version of software should apply all register blocks that start with a version identifier whose mask bit position plus the EAR version identifier equals the software version identifier).

# Example

The software version is 18 and the EAR version identifier is 15. The software should apply all register blocks framed by a version mask where bit 3 is set.

### Table E-4. Version Mask

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Meaning	1							Vers	sion M	lask						

# **Register Blocks**

Each block of register settings has two sections: register block header, and register writes. Because of the limited amount of register-write space, a tight encoding format is needed to keep the register modifications small yet versatile.

# Table E-5. Register Header

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
Meaning	0	D	СМ	Sta	ige	Туре		Register Modality Mask										

The Register Header is fixed at 16 bits. The Register Writes description follows in the next EEPROM location. A zeroed register header signals the end of the EAR section of the EEPROM (the modality mask ensures that at least one bit is set in a valid register header).

# Channel Modifier (CM)

A channel modifier mask extends the register header one 16-bit location and actively controls which channel(s) the register block should modify. If bit 15 of the first location is clear, the channel modifier mask should be interpreted as shown in the diagram. If bit 15 of the first location is set, then the following 15 bits should be read as a single channel specified in MHz for applying the following register writes.

Table E-6. Channel Modifier (Extended Register Header)

Bit	7	6	5	4	3	2	1	0
Desc	4900-5160	2300-2407	2484	2472	2462-2467	2442-2457	2417-2437	2412
Bit	15	14	13	12	11	10	9	8
Desc	MHz Channel	If 32 MHz Spur	5725-5825	5500-5700	5310-5320	5260-5300	5190-5250	5170-5180

# Disabler (D)

The disabler mask follows the channel modifier, if present, or the register header. The disabler is subject to the version, register header, and channel modifier (if present) specification before it. When those conditions match, the disabler will disable analog bank writes or enable/disable calibration settings.

# Table E-7. The Disabler

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Meaning	Р	X	C5	C4	C3	C2	C1	C0	B7D	B6D	B5D	B4D	B3D	B2D	B1D	B0D

Table E-8 summarizes the bit description for the Disabler.

# Table E-8. The Disabler Bit Descriptions

Bit(s)	Description
B0D-B7D	Each bit set disables the write of the corresponding analog bank from Bank 0 to Bank 7. (NOTE: This is not implemented in the 2.4 software release of the EAR.)
C0	Enables/Disables the reset DC offset calibration.
C1	Enables/Disables the reset noise floor calibration.
C2	Enables/Disables the IQ phase mismatch calibration.
C3	Enables/Disables the Tx (gain_f read back) fixed gain periodic calibration.
C4	Enables/Disables the noise floor periodic calibration.

Bit(s)	Description
C5	Enables/Disables the gain circulation (gain_I preset) mechanism. (NOTE: This is not implemented in the 2.4 software release of the EAR.)
Р	Specifies a replacement write for the PLL register follows in the next 16- bit location. Only the first PLL modifier for a given mode/flag set is used, i.e., once a matching PLL modifier is found, the code stops searching.

Table E-8. The Disabler Bit Descriptions

Stage

The stage selects where the register write(s) described by this header will be inserted in the software code. Table E-9 summarizes the bit description for the Stage.

Table E-9. Stage Bit Descriptions

Bit(s)	Description
b00	Register writes inserted during the reset analog register write (except channel).
b01	Register writes inserted after channel setup but before the PHY enable - no type 2 writes allowed for this stage.
b10	Register writes inserted after all calibrations of reset are completed - no type 2 writes allowed for this stage.
b11	Register writes inserted at the end of the calibration task - no type 2 writes allowed for this stage.

Register writes are not checked for writes to the same register address. Writes to the same register address can appear across different stages or even within the same stage. All register writes will be made in the order they are parsed from the EAR (with regard to the stage selected, i.e., there is no duplicate address removal.

# Туре

The register Type controls the format for the register writes following the register header. Table E-10 summarizes the bit description for the Type.

Table E-10. Type Bit Descriptions

Bit(s)	Description
b00	Sets of 16-bit addresses are followed by 32-bit values.
b01	One 16-bit address is contained following a variable number of 32-bit values. The addresses for the values after the first are consecutive register writes (i.e., the register address should be increased by 4 for each value after the first).
b10	The register writes are descriptions of modifications for an analog register.
b11	The register writes are descriptions of register modifications that use a read modify write to place their contents into a register.

# Register Modality Mask

Selects all the modes that this register write block should modify. Table E-11 summarizes the modes.

Table E-11. Registry Modality Modes

Mode	Description
x001	802.11b
x002	802.11g
x004	802.11g Turbo
x008	Reserved
x100	Reserved
x010	802.11a
X020	Extended Range (XR) Additive Flag
x040	802.11a Turbo
x080	Reserved

Table E-12 summarizes the Type 0, explicitly addressed register write.

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Bit		First Address												Tag		
Bit		Data (most significant word; if whole word)														
Bit		Data (least significant word)														
Bit	Second Address												Tag			
Bit		Data (most significant word; if whole word)														
Bit						D	ata (le	ast sig	nifica	nt wor	rd)					
							••	•								
Bit						]	Last A	ddress	6						Tag	= 3
Bit		Data (most significant word; if whole word)														
Bit		Data (least significant word)														

Table E-12. Register Write: Explicitly Addressed (Type 0)

Type 0 writes can setup any number of addresses that have the same wireless mode modality and register write location. The register writes should be parsed until a register write has the Tag equal to 3. The next EEPROM location will contain a new register header or version mask.

Tag

A modifier for each explicitly addressed register write:

• 0: A whole-word write

■ 1: A half-word read-modify-write replacing the lower 16 bits of the word.

- 2: A half-word read-modify-write replacing the upper 16 bits of the word.
- 3: A whole-word write. The last write in the register block.

Table E-13 summarizes the Type 1, sequential addresses register write.

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Bit		First Address Num													ım	
Bit		Data (most significant word)														
Bit		Data (least significant word)														
Bit		Data (most significant word)														
Bit						D	ata (le	ast sig	nifica	nt wor	d)					
Bit						D	ata (m	ost sig	nifica	nt woi	d)					
Bit						D	ata (le	ast sig	nifica	nt woi	d)					
Bit						D	ata (m	ost sig	nifica	nt woi	d)					
Bit						D	ata (le	ast sig	nifica	nt wor	d)					

Table E-13. Register Write: Sequential Addresses (Type 1)

50 N

Type 1 writes are used to setup a group of up to 4 consecutive addresses. The register writes should be parsed for Num + 1 register writes. The implementation will add 4 to the address for each consecutive write. The next EEPROM location will contain a new register header or version mask.
Table E-14 summarizes the Type 2 analog register modifications.

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Desc	Analog Bank L			Colu	ımn	Е	Starting Bit									
Desc	N	lumbe	r of Bi	ts	Data											
or Extended Data Mode																
Desc	Desc Number of Bits															
Desc	Data															
Desc																
Desc		Data														

Table E-14. Register Write: Analog Register Modifications (Type 2)

The Type 2 writes modify an existing software analog register. The **Analog Bank**, **Number of Bits**, **Starting Bit**, **Column**, and **Data** are the common elements used to describe an analog parameter. The given **Data** will be bit reversed, shifted, and masked on top of the given analog bank. When the Extended bit is cleared - only up to 12 bits can be modified. When the Extended bit is set, the next EEPROM location will contain the Number of Bits. The **Number of Bits** field controls how many **Data** locations follow the **Number of Bits** field. There will be **Number of Bits** /16 (rounded up) **Data** locations.

The Last bit controls when this register block is finished. The next EEPROM location will contain a new register header or version mask.

#### Table E-15 summarizes the Type 3 register modifications.

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Desc	L	X	X	C	p Cod	le		Sta	arting	Bit		Number of Bits				
Desc	Address															
Desc	Data															
Desc	Data (least significant word - if indicated)															

#### Table E-15. Register Write: Register Modifications (Type 3)

The **Starting Bit** indicates a value from 0-31 corresponding to the initial bit position for this parameter. The **Number of Bits** describes the size of the data and indicates how large of a mask should be applied to the previous value. The **Op Code** determines how the new **Data** interacts with the existing parameter that was read. The replaced parameter size must match the size of the **Data** that is given. If the **Number of Bits** is 16 or less, then only one EEPROM location of **Data** is consumed. The **Op Code** contains a few simple operations for modification of dynamic values that may have been set by software or chipset algorithms.

**Op Code**: The mechanism for apply the **Data** value to the parameter:

- 0: Replace the current parameter with the given value.
- **1**: Add the current parameter to the read value of this parameter.
- 2: Subtract the current parameter to the read value of this parameter.
  - 3: Multiply the current parameter to the read value of this parameter.
  - 4: XOR the current parameter to the read value of this parameter.
  - 5: OR the current parameter to the read value of this parameter.
- 6: AND the current parameter to the read value of this parameter.

The Last bit controls when this register block is finished. The next EEPROM location will contain a new register header or version mask.

# Index

# A

ADC 1-16 algorithms device configuration 1-2 operating power 1-8 antenna control settings 1-16 gain 1-15 AR5001 layout changes from AR5000 1-2 output power 1-4 atheros-eep.txt 1-9, D-1 athnic.ini 1-2

## B

band edges 1-5

# C

cal\_AR5211\_power.log 1-5 calibration 802.11a information (0x150-0x186) A-2, B-3, C-3 802.11b information (0x187-0x195) A-3 data stored on the EEPROM A-2 manufacturing 1-4 OFDM at 2.4 GHz (0x196-0x1A4) A-3 OFDM at 2.4 GHz target power (0x1B9-0x1BE) A-4 target power for 802.11a (0x1A5-0x1B4) A-3 target power for 802.11b (0x1B5-0x1B8) A-4 calSetup.txt 1-5, 1-9 calTargetPower.txt 1-5 CCS 1-7, 1-14 checksum 1-2 checksum field 1-14 conformance testing limits, see CTL. country code 1-7, 1-14 country code selector, see CCS.

CTL 1-6-1-7 FEPROM locat

EEPROM locations 0x1BF-0x2BE A-5, B-6, C-7 hex codes 1-19 regulatory domains 1-7

## D

device type field 1-14 domain code 1-7, 1-14

## Ε

**EEPROM** calibration of data A-2 device configuration algorithm 1-2 generic information (0x00-0xBE) 1-8 information 1-8 key PCI configuration locations 1-9 layout changes from AR5000 generation 1-2 NIC-specific information (0x150-0x2BE) A-1-A-2, B-1-B-6, C-1-C-7 subsystem design specific fields 1-14 subsystem design specific information (0xBF-0xFF) 1-11 subsystem-specific information 1-10-1-19 **EEPROM** locations 0xBF-0xFF 1-10-1-19 802.11a mode (0x150-0x186) A-2, B-3, C-3 802.11b mode (0x187-0x195) A-3 CTL (0x1BF-0x2BE) A-5, B-6, C-7 generic information (0x00-0xBE) 1-8 OFDM at 2.4 GHz calibration (0x196-0x1A4) A-3 OFDM at 2.4 GHz target power calibration (0x1B9-0x1BE) A-4 subsystem design (0x150-0x2BE) A-1-A-2, B-1–B-6, C-1–C-7 target power calibration for 802.11a (0x1A5-0x1B4) A-3

target power calibration for 802.11b (0x1B5-0x1B8) A-4

#### F

files atheros-eep.txt 1-9, D-1 athnic.ini 1-2 cal\_AR5211\_power.log 1-5 calSetup.txt 1-5, 1-9 calTargetPower.txt 1-5 flags Amode 1-14 Bmode 1-14 CCS 1-7, 1-14 CTL non-edge 1-6 CTL non-edge examples 1-7 Gmode 1-14 turbo\_disable 1-14 WWR 1-7, 1-14 force\_piers mode 1-5 frequency band edges 1-5 CTL A-5, B-6, C-7 CTL non-edge flags 1-6 dependence of output power 1-4 in-band 1-7 in-band examples 1-7 RF 1-4 frequency pier data storage format A-2, B-2, C-2 frequency piers 1-4, A-2 (0x150-0x154) A-2, B-3, C-3, C-4, C-5 (0x155-0x186) A-2, A-3 (0x187-0x195) A-3, B-3, C-4, C-5 (0x196-0x1A4) A-3, B-3, B-4, C-3 (0x1A5-0x1B4) A-3, B-4, C-6 (0x1B5-0x1B8) A-4, B-5, C-6 (0x1B9-0x1BE) A-4, B-5, C-7 (0x1BF-0x2BE) A-5, B-6, C-7 force\_piers mode 1-5 pier locations A-2, B-3, C-3, C-4, C-5

## L

layout changes from AR5000 1-2

#### Μ

magic word 1-2

### 0

operating power algorithm 1-8 output power AR5001 chipset 1-4 dependence on PCDAC values A-1, B-2, C-2

### Ρ

PCDAC dependence versus power A-1, B-2 frequency pier values A-2 lookup table A-1, B-1, C-1 output power control 1-4 output power dependence A-1, B-2, C-2 PCI key configuration locations 1-9 piecewise linear abstraction, see PLA. PLA 1-3, 1-4 target power frequencies and 1-5 power operating power algorithm 1-8 output 1-4 target 1-5 target power and regulatory domain requirements 1-7 target power frequencies 1-5transmit 1-5 power control for the DAC, see PCDAC.

## R

radio frequency, *see* RF. regulatory domain CTL 1-6 domain code 1-7, 1-14 frequency band edges 1-5 supporting multiple 1-7 RF 1-4 RFK bit 1-14

## T

target power 802.11a mode 1-5 frequencies 1-5

#### V

version field 1-14

PRELIMINARY

#### W

worldwide roaming, see WWR. WWR 1-7, 1-14