• 易迪拓培训,专注于微波、射频、天线设计工程师的培养
首页 > 电子设计 > PCB设计 > Allegro PCB技术问答 > capture生成allegro网表的问题

capture生成allegro网表的问题

录入:edatop.com     点击:
#1 Warning [ALG0016] Part Name "CAPACITOR POL/SM_CAP_TAN_D_TA220U" is renamed to "CAPACITOR POL/SM_CAP_TAN_D_TA22".
#2 Warning [ALG0016] Part Name "CAPACITOR POL/SM_CAP_TAN_A_T4.7U" is renamed to "CAPACITOR POL/SM_CAP_TAN_A_T4.7".
这可能是名字太长了,怎么修改这种自动的命名规则呢?
#7 Warning [ALG0016] Part Name "SN74CBTD16211_MY_SSOP56_SN74CBTD16211" is renamed to "SN74CBTD16211_MY_SSOP56_SN74CBT".
#8 Warning [ALG0051] Pin "GND" is renamed to "GND#8" after substituting illegal characters in Package SN74CBTD16211 , U11: PCI, PCI (1.60, 0.90).
#9 Warning [ALG0051] Pin "GND" is renamed to "GND#19" after substituting illegal characters in Package SN74CBTD16211 , U11: PCI, PCI (1.60, 0.90).
#10 Warning [ALG0051] Pin "GND" is renamed to "GND#49" after substituting illegal characters in Package SN74CBTD16211 , U11: PCI, PCI (1.60, 0.90).
这个warning以前也遇见过,说是非power性质的管脚不能同名,当时改成power性质后就没问题了,但现在生成网表时又报这样的warning,不知道改怎么解决呢?

同样的问题

,有个办法就是用1,2,3进行分开命名。

Cadence Allegro 培训套装,视频教学,直观易学

上一篇:电路板布局、布线和安装的抗ESD设计
下一篇:allegro 16.0增加特殊区域变化太大了

PCB设计培训课程推荐详情>>

  网站地图