• 易迪拓培训,专注于微波、射频、天线设计工程师的培养
首页 > 电子设计 > PCB设计 > Allegro PCB技术问答 > 16.5导入网表的时候出错,高手帮忙看下,感激不尽。

16.5导入网表的时候出错,高手帮忙看下,感激不尽。

录入:edatop.com     点击:
导入时候出现如下log
(---------------------------------------------------------------------)
(                                                                     )
(    Allegro Netrev Import Logic                                      )
(                                                                     )
(    Drawing          : laba_Gate_Power_V250.brd                      )
(    Software Version : 16.5P002                                      )
(    Date/Time        : Mon Mar 18 18:36:42 2013                      )
(                                                                     )
(---------------------------------------------------------------------)

------ Directives ------
RIPUP_ETCH FALSE;
RIPUP_DELETE_FIRST_SEGMENT FALSE;
RIPUP_RETAIN_BONDWIRE FALSE;
RIPUP_SYMBOLS ALWAYS;
Missing symbol has error FALSE;
SCHEMATIC_DIRECTORY 'F:/work/Design/laba_Gate_Power_V2.50/allegro';
BOARD_DIRECTORY '';
OLD_BOARD_NAME 'laba_Gate_Power_V250.brd';
NEW_BOARD_NAME 'laba_Gate_Power_V250.brd';
CmdLine: netrev -$ -i F:/work/Design/laba_Gate_Power_V2.50/allegro -y 1 F:/work/Design/laba_Gate_Power_V2.50/#Taaaaaa12760.tmp
------ Preparing to read pst files ------
Starting to read F:/work/Design/laba_Gate_Power_V2.50/allegro/pstchip.dat
   Finished reading F:/work/Design/laba_Gate_Power_V2.50/allegro/pstchip.dat (00:00:00.05)
Starting to read F:/work/Design/laba_Gate_Power_V2.50/allegro/pstxprt.dat
   Finished reading F:/work/Design/laba_Gate_Power_V2.50/allegro/pstxprt.dat (00:00:00.00)
Starting to read F:/work/Design/laba_Gate_Power_V2.50/allegro/pstxnet.dat
   Finished reading F:/work/Design/laba_Gate_Power_V2.50/allegro/pstxnet.dat (00:00:00.00)
------ Oversights/Warnings/Errors ------

#1   WARNING(SPMHNI-192): Device/Symbol check warning detected. [help]
WARNING(SPMHNI-194): Symbol '0603C' for device 'CAPACITOR-CE_0603C_0.1UF/50V' not found in PSMPATH or must be "dbdoctor"ed.
#2   WARNING(SPMHNI-192): Device/Symbol check warning detected. [help]
WARNING(SPMHNI-194): Symbol '0603C' for device 'CAPACITOR-CE_0603C_0.01UF/50V' not found in PSMPATH or must be "dbdoctor"ed.
#3   WARNING(SPMHNI-192): Device/Symbol check warning detected. [help]
WARNING(SPMHNI-194): Symbol '0603C' for device 'CAPACITOR-CE_0603C_1NF/50V' not found in PSMPATH or must be "dbdoctor"ed.
#4   WARNING(SPMHNI-192): Device/Symbol check warning detected. [help]
WARNING(SPMHNI-194): Symbol 'JACK2X1_F_KW_5_08' for device 'FSIP2_JACK2X1_F_KW_5_08_JACK2X1' not found in PSMPATH or must be "dbdoctor"ed.
#5   WARNING(SPMHNI-192): Device/Symbol check warning detected. [help]
WARNING(SPMHNI-194): Symbol 'CD0_1' for device 'CAPACITOR-AP/16V_CD0_1_100UF/50' not found in PSMPATH or must be "dbdoctor"ed.
#6   WARNING(SPMHNI-192): Device/Symbol check warning detected. [help]
WARNING(SPMHNI-194): Symbol '3216' for device 'CAPACITOR-TA_3216_22UF/10V' not found in PSMPATH or must be "dbdoctor"ed.
#7   WARNING(SPMHNI-192): Device/Symbol check warning detected. [help]
WARNING(SPMHNI-194): Symbol 'SMA' for device 'DIODE1N4148_SMA_B340A' not found in PSMPATH or must be "dbdoctor"ed.
#8   WARNING(SPMHNI-192): Device/Symbol check warning detected. [help]
WARNING(SPMHNI-194): Symbol '3216U' for device 'RESISTOR_1/4_3216U_0,1%' not found in PSMPATH or must be "dbdoctor"ed.
#9   WARNING(SPMHNI-192): Device/Symbol check warning detected. [help]
WARNING(SPMHNI-194): Symbol 'FSIP3_KW_SBACK3' for device 'K7805_FSIP3_KW_SBACK3_K7805-100' not found in PSMPATH or must be "dbdoctor"ed.
------ Library Paths ------
MODULEPATH =  .
           e:/Cadence/SPB_16.5/share/local/pcb/modules
PSMPATH =  E:\CADENCE\PACKAGE\PSM\
PADPATH =  E:\CADENCE\PACKAGE\FLASH PAD\

------ Summary Statistics ------


netrev run on Mar 18 18:36:42 2013
   DESIGN NAME : 'LABA_GATE_POWER_V250'
   PACKAGING ON Apr 21 2011 10:02:30
   COMPILE 'logic'
   CHECK_PIN_NAMES OFF
   CROSS_REFERENCE OFF
   FEEDBACK OFF
   INCREMENTAL OFF
   INTERFACE_TYPE PHYSICAL
   MAX_ERRORS 500
   MERGE_MINIMUM 5
   NET_NAME_CHARS '#%&()*+-./:=>?@[]^_`|'
   NET_NAME_LENGTH 24
   OVERSIGHTS ON
   REPLACE_CHECK OFF
   SINGLE_NODE_NETS ON
   SPLIT_MINIMUM 0
   SUPPRESS   20
   WARNINGS ON
No error detected
No oversight detected
  9 warnings detected
cpu time      0:00:52
elapsed time  0:00:00
我的封装路径也没错,是设置的,也能看到生成的器件,也能调用,就是会告警,请问是咋回事?痛苦不得解!

仔细检查封装路径和网表路径

能导进来,封装也能放置,就是会有告警。

库 缺少焊盘 在不明白Q 170762386

WARRING可以忽视,error必须改正

问题找到了,是用15.7版本做的封装库,但是虽然16.5能在place里面看到,但是调用不出来,最后用16.5版本的打开然后保存一下这个封装库,用新生成的.psm文件就可以用了。总之一句话,还是封装找不到。谢谢各位的热心。

学习了,不错...

用DBdoctor修复一下版本,或看一下封装关联路径。

Cadence Allegro 培训套装,视频教学,直观易学

上一篇:place manual -H 用来干嘛?
下一篇:求cadence16.3或以上教材经典书籍,谁有好的推荐啊!

PCB设计培训课程推荐详情>>

  网站地图