时钟恢复/产生电路，与频率合成器的区别？
录入：edatop.com 阅读：
请教各位，时钟恢复/产生电路，与频率合成器，有什么区别呢?时钟是不是数字电路里面的概念，频率是模拟里面的概念，本质上是一回事吗?谢谢大家！
Frequency synthesizers for RF applications
-system design consideration; phase noise, spur, and settling time
-integer-N/fractional-N frequency synthesizers
-direct digital frequency synthesizer
Clock-and-data recovery for serial link and optical communications
-system design considerations; jitter transfer, jitter tolerance, and jitter generation
-circuit design aspects in multi-Gb/s SerDes systems
-DLL-based CDR for serial-link backplane applications
-D/PLL-based CDR for SONET applications
agree！
In serial data communication, Clock and Data Recovery PLL is used to extracted clock signal from the transmitted data signal and use the extracted clock signal to synchronise reading of incoming data. In terms of phase/frequency detector design, this is very different from clock synthesis PLL.
thanks a lot！
顶一个先
楼上的正解啊
受教了，还是英文的
申明：网友回复良莠不齐，仅供参考。如需专业解答，请学习本站推出的微波射频专业培训课程。
