SNDR in Current Steering DAC
录入：edatop.com 阅读：
Hi all ,
Resently I have simulated the SNDR of a 12b Current sterring DAC ,but it is only 54dB, thus the enob is 9bit . Simulation by Cadence without mc model.
So, I'm very confused why the DAC's SNDR was so bad ?
Can anyone give me some help?
By the way, How to tradoff the transistors' size of current source for the Statics and Dynamic performance ?
Best regards！
lvbq
Resently I have simulated the SNDR of a 12b Current sterring DAC ,but it is only 54dB, thus the enob is 9bit . Simulation by Cadence without mc model.
So, I'm very confused why the DAC's SNDR was so bad ?
Can anyone give me some help?
By the way, How to tradoff the transistors' size of current source for the Statics and Dynamic performance ?
Best regards！
lvbq
At first you should provide some circuit structure information and simulation results, so we can analysis the issue.
How about the DNL/INL character of your DAC?
没用校准的话，输出阻抗继续加大吧，没别的
电流管L做大点，开关管面积小点，静态的靠DEM，动态的靠开关交越点调整或者dummy开关什么的
OK，Thanks
OK，Thanks
申明：网友回复良莠不齐，仅供参考。如需专业解答，请学习本站推出的微波射频专业培训课程。
上一篇：全差分运放中对共模反馈结构的性能有什么要求，又是对波形的失真有怎么样的影响
下一篇：基准中的运放为啥用差分结构，有什么好处
