Voltage controlled time delay

Hi everyone,
I have 2 batteries as you see in the schematic attachment. When the voltage difference of these 2 batteries exceeds 65 mV , I want to active voltage controlled time delay block and delay voltage pulse 1 step. However, as you can see in simresults attachment, my comparator gives 0V which is supposed to give 1V if it is connected to voltage controlled time delay but when there is no connection between comparator and voltage controlled time delay block, it works properly so the problem is clearly in the time delay block. What did I wrong?
Note: I have no idea what interpolationmethod is. Please answer basically.
Thank you for helps.

附图/附件

schematic.png

simresults.png

申明：网友回复良莠不齐，仅供参考。如需专业帮助，请学习易迪拓培训专家讲授的ADS视频培训课程。